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Abstract 
The Issue of control Is.central to the Industrial 
application of automation and robotics. various methods 
have been and continue to he studied to optimize such 
control. This thesis Investiaates the feasibility of 
utilizing the Intel iP'<XR6 operating system in the 
applications software design of a real-time controller. 
Characteristics of this onpratlna system maKe It an ideal 
choice to aid In the deslan and implementation of a 
complex worfccell controller. Tfs features, as discussed 
In' the thesis, are both nowprful and flexible. The 
design of the Control Manufacturing Cell fCf-'C) model was 
accomplished after careful study of and experimentation 
vith the operating system's capabilities. This proposed 
microprocessor based hierarchical, control model is 
discussed within the text. The work that produced this 
thesis proved that the basic concept and design of the 
CMC is feasible in the near future. 
1. Introduction 
One of the greatest challenges currently facing the 
application of automated Industrial workcells centers 
around the Issue of control. Existing controllers are 
adequate for stand alone systems, specifically thosp 
employing simple preprogrammed sequences. However, the 
Increasing complexity of manufacturing cells dictates the 
need for more intelligent control. Further, the 
Integration of robots into both existing and new 
facilities vlll Increasingly renuire Intelligent 
controllers as more Intricate tastes are automated. 
Finally, current applications are often difficult to 
Integrate due to relatively inflexible, manufacturer 
developed, robot specific lanauanes. 
A proposed solution tn this leneral prohiem is the 
development of a general nurnose, microcomputer based 
controller confiiuraMe for any automated ^orlccell. Such 
a controller should he more flexible and more Intelligent 
than currently available on-board units. Unlifce current 
units, It *'lll ^ave the ahlilty to Intelligently cope 
*'ltn environmental pertubatlons of varying degrees of 
severity. The method orooosed for accomodatlng the 
associated heavy procession lo=id is to decompose th*» 
process and distribute the load Into a hierarchical 
structure. 
-> 
A   hierarchica.l system is one which Is organized such 
that each level Is subordinate to the one abovp it.  Such 
a  system structure Is quite flexible In its capabilities 
and extensively extendable  In  its  scope  due  to  the 
modularity inherent In the hierarchy.  Albus, narbera and 
Fitzgerald  suggest  a structured approach to the problem 
of defining a hierarchical  svstem.   First,  develoD  a 
systems  requirements  list.  Second, partition the tasks 
on  the  list  into  well  defined  modules.    Finally, 
repartition  the  nodules  into  smaller modules until an 
1 
algorithm for each can be written. 
This approach was followed  in  the  lesion  of  the 
Control 'Manufacturing Ten  (C"C)  hierarchical control 
system.  The C'!C Is a  microprocessor  based,  real-time, 
sensory Interactive industrial voriccell controller. 
1 
"Hierarchical Control of Knbot-s 'isino Microcomputers", 
A.J. Barbera, 7.3. Alhus, and M.r.. Fitzgerald, nroc. 9th 
International Symposium on Industrial Robots,- ''arch 
13-1S, 1979, pp. 40S-422. 
2, Project Background 
2.1 Birth of the Project 
Tnltlal conceptions for the project were discussed 
during an October 19P3 ineptlna. Results of that session 
included the following CMT design reaulrements: 
- The project should desian the hardware and 
software backbone for a real-time, 
microprocessor based industrial workcell 
controller. 
- An example workcell should be built to 
Illustrate the feasibility of the <iesian. 
- Project vork. should Illustrate the potential of 
such a controller. 
- The controller should bp constructed entirely 
of off the shelf components. 
• Workcell components, such as robots, should not 
store application programs. 
- The controller should take advantage of a 
multibus structure and real time control 
capauilitles. 
- hardware specific instructions should be 
integrated only at the lowest levels of the 
hierarchy. 
These requirements were further refined during November 
1983. It was decided to design the system such that 
potential customers would tailor the hardware/software 
Dacoone to their specific needs. 
Also  during  the  fall  of  19B3,  the rrolect team 
studied  the   Mat tonal   bureau   of   Standards   ("-IPS) 
1 
hierarchical  control model.  This model employs a set of 
distributed  microcomputers,  hiah  level  language   for 
off-line or teach Drogrammtm, real-time sensory feedback 
control,   interactive  ^ebunaincj  and  error  recovery. 
Commtnicat1 on between the sincrle board microcomputers  Is 
through  a  cornion memory.  Rus contention to this common 
7 ■neT.ory is resolved by on-board hardware priority  loaic. 
Programs   in  each  module  ran  be  expressed  as 
3 
state-transition tables. 
Although fundamentally different, the proposed CMC 
design shares -nany similarities vith the N8S model. For 
Instance, both are composed of structured, well defined 
modules. Second, both are canable of lnterfacind :>*itb 
tne environment throuah sensors and other "real-tJrre 
control features. Enalish-l1 ke commands have been 
incorporated into each system. Finally, both systems are 
extendable and -nicroprocessor b^sed. 
The differences between the \'3S and CMC systems are, 
"Hierarchical Control of Robots Usiny Microcomputers", 
A.... J. Barbera, J.S. Albus, and M.[,. FI tzaera 1 d ,o . l 
.. "ProrjraT'nlng A KierarrM cnl Robot Control 
Syste-n", James S. A] bus, Antbonv J. Rarbera, and ".I.. 
Fitzgerald, 'National Purean of Standards, '.Jashinqt I on, 
D " 
however, quite pronounced, nne i^ey disparity Is the fact 
that the C'-IC employs Inter'iots and software priority 
based scheduling of tasks (proarunsl, while the,MBS model 
utilizes polling. Another difference centers around the 
Basic system software deslan. While the MBS model 
employs state tables containing all possible system 
commands, the C^C uses a state of the art operating 
system to control the execution and coordination of all. 
system resources. The existence of such an lntelliaent 
operating system simplifies svstem programming, thus 
accounting for sharp disparities het'veen both models. 
The initial 'CMC d^sjTn ""as composed of an overall 
system -nonltor at the highest level. The second level 
Included a user communication aroup, elementary 
transfor nation groun, system operation optimization 
arouo, sensor input processing group, and a target device 
driver group. Each of these was then further subdivided 
into lower sub-nodules. A common data base contained all 
system commands anl required Information. 
The currently proposed CV'C design toov shape between 
the  months  of  January  and  *i*,y JQR4.  Tt combines all 
" "> e s t g n of a microprocessor n a s e d hierarchical Tor.trol. 
System", Baicer, Al and ^orne", TMf, TF431 orolect, 1? 
December 1^R3 
previous design work and an indepth knowledge of Intel's 
1RMX86 operating system. The design Involved a steep 
learning curve of an advanced microcomputer system, 
programming languages, and the application of this 
Knowledge in the design of a real-time control system. 
The' proposed "MC as detailed 5n this thesis and T5] will 
serve as the system hardware/software backbone for the 
hierarchical controller and should be a solid foundation 
for future design enhancements and implementation. 
The C^Z system's desinn was divided Into two areas. 
The first area Includes specifications for the overall 
system structure, Integration of the 1RMXA6 operating 
system, hardware requirements (ie interuptsD, and the 
structured programming terhninpes used to actually design 
the system. This portion of the project Is covered in 
r 51 . The second area includes the design and 
Implementation of the applications software reguired for 
the controller. The purpose nf= this thesis is to detail 
the second area. 
3. 1RMX86 Operating System Fundamentals 
The JR^XSG operating system is an easy-to-use, 
real-time, multi-taskina and mnlti-nrogrammino software 
system. It consists of a collection of subsystems, each 
of which provides features aonllcable to user products. 
In other morels, the user dpcldes which suhsysterrs to 
include in his application svstem. These subsystems 
include: 
- The nucleus 
- The basic I/O system 
- The extended T/n system 
- The application loader 
- The Universal Development Interface (URD 
- The human interface 
Figure 3-1 depicts the subsystems of the operatina 
system. Notice that the Nucleus is required for all 
applications, while all others are actually optional, 
depending on the needs of the anniication system. 
5 
1V1XR6 Data Siieet, Intel Cornoratlon 
f> 
Introduction   to   the     irvx*^     Hoerstinq     System,     Intel 
lorooratlon 
i 
9 
Figure  3-1:       iP'tyqfi  nnPratlnq  Syr.tem 
3,1   The  Nucleus 
. The  nucleus  serves  as  the  core  of everv ir>''X^6 
application system.  Its nuroose is to: 
- supply scheduling functions 
-- control access to system resources 
- provide for  communication  between  individual 
processes 
- enable the-system to resnond to external, events 
The  nucleus  provides  buildinrr  blocks from which other 
subsystems are constructed.  Thpse  bulidina blocks  are 
Q 
called  objects  and  are  classified  Into the followino 
categories called object types: 
- tasks - The active objects of any system 
analogous to programs In a simoler system. 
- jobs - Environments In which tasks do their 
work. Jobs consist of basics, objects that 
tastes use (le mailboxes), an object directory 
(whefe tastes cataloa obiects to make them 
available to other tastes), and a memory pool. 
- segments - Pieces of memory. Segemts are the 
medium taslcs use for communl atino and storina 
data. 
- mailboxes - Objects to which tasks go to send 
or receive 'other objects. 
- semaphores - Rnable tastes to send signals to 
other tastes 
- regions - ~uard a specific collection of shared 
data. 
- extension objects - neslanate new types of 
objects. 
- composite objects - riblerts of new typps 
designated by extension obiects. 
The nucleus performs extensive record keeping of objects 
In the system. Tt keeps track of each object by a 16-blt 
value called a token. The nucleus also uses a number of 
operators (system calls) to manipulate objects. When 
using system cills, a task snnolles oarameter values (le 
tokens, names, etc.) depending on the system call 
reguireTients. Some functions ta^ks oerform with svstem 
calls Include: 
to 
- create objects 
- delete objpcts 
- send messages to other tasks 
- receive .messages from other tasks 
- obtain information about oblects 
- catalog objects with descriotive names 
7 
- delete objects from catalogs 
3.2 The Basic and Extended I/O Systems 
The IRMXR6 operating system provides the user a 
choice of t»ro I/D systems. Hence, the user can choose 
the one system, both systems or a combination of the two 
deDending on the needs of the aDplication. The two 
systems are: 
- The Extended T/n System 
- The Basic I/O System 
The extended I/O system is *»asv to use and efficient for 
sequential 1/3 operations. On t*e other hand, the basic 
I/O system is characterized by better performance and 
flexibility. This system has extremelv powerful 
capabilities,    makes    few   assumptions   about   the 
Nucleus Reference Manual,Tnfel Corporation 
i 1 
requirements of the application, is efficient for random 
I/n, and gives tasks control of details. Fortunately, 
the operating system allows the user to choose any 
combination of both systems !n order to most efficiently 
meet the neeis of his anoiication. The basic system 
should be chosen for those portions where maximum control 
of I/O operations, finely tuned performance, and random 
access 1/3 are necessary. The extended system is best 
there it is not necessary to control minute I/n details 
or where sneed of: development is required, especially in 
applications where sequential T/o is performed. A key 
point to remember is that a combination of the two 
systems Is* both possible, and necessary, especially in a 
large systen like the CMC. 
3,3 Application Loader 
 The  application  loader is designed so programs may 
be loaded anywhere in available memorv. Thus, it gives 
the programmer great flexibility in the way proarams 
utilize memory, '/'ith this portion of the operating 
s/sten, systems can load programs anywhere in available 
nemory, and programs can execute  even  thounh  thev  are 
Introduction  to  the  iPr*vq*  Operating ."ystem, Tnte.1. 
'orporition, pp. 1-10 to 4-11 
1? 
actually larrrer than the total me-nory available. 
3.4 Universal: Development Interface 
The  Universal  neve!oDment  Interface  (HOT)  is  a 
■D 
standard,  flexible  protocol   which  allows   language 
translators,   language   run-time  oacKaqes,  and  other 
software development tools to run on the iP"Xflf> operating 
system.  The ;J!H consists of a s»t  of  system  calls  by 
rfhich language software LISPS the operating system.  These 
system  calls  can actuallv be utilized to perform system 
I/n, althouih naturally t*e UDT is  not  as  powerful' as 
either  T/0  system.  Vet, Its inherent simplicity of use 
■nay iiaKe it attractive for portions of a  svstem.    t»'tth 
the UPT present in a user's system., any software languaae 
may be  run on the iR'iXPfi if the lanauaqe processor uses 
UDT standard system calls.   In  addition,  the  lanauacje 
processor  can  run  on  anv ofhpr operatina svstem which 
i o 
includes UDT system calls. 
9 
Introduction to the IRMXRfi nppratinq System, p. -1-10 
to 
Introduction   to   the   i^XB6   nreratim   System,   p.    \-?A 
1 1 
3.5 Human Interface 
Deople   interact  <v.tth  an  application  svstem  by 
enteriny commands and receiving information at terminals. 
Tne IRMX86 operating system allows you to define commands 
that  are  appropriate  to  the   3PDlication   and   are 
meaningful  to  the  operator.   This command facility is 
named the human interface,  When configured on  a  user's 
system,  this  subsystem allows the designer to desiqnate 
commands vchich are appropriate to the fvpe of neople  who 
use  a  system.   Hence,  the  designer  can control the 
numan-to-aDollcatlon interface.   This  capability  makes 
the  system  appear  'friendly',  rjjves the application a 
11 
uniue character, and reduces operator errors. 
3.6 1RMX86 Operating System Characteristics 
The previous sections h^ve liven a brief overview of 
the subsystems of the iPMY«* oneratina system. All or 
only soTie of. these subsystems Ti^y be configured into the 
user's application system, deoendln7 on its specific 
needs. In conclusion, the nn°ntlm system exhibits the 
following characteristics: 
- It  can  simultaneously  monitor  and   control 
1 1 
Introduction   to   the   tP'UPfS   nn«?r at ino   System,   p.   -i-lK 
14 
! 
unrel^te.3  eve'nts  occurlna outside the single 
board computer. 
- It can communicate with a wide variety of 
input, output and mass storage devices. 
- It provides a powerful and flexible means for 
an operator to observe and modify the behavior 
of the system. 
- It  provides  a base uoon which to run a large 
12 
number of languages and other software tools. 
3.7 Characteristics Related to CMC 
Characteristics of the 1R'4X operating system make it 
an excellent choice for the CMC system. First, the rKC 
is designed to control an entire industrial worKcell, to 
include components such as robots, machine tools, 
material handling devices, user input/gueries, etc. 
Second, the CMC has inherent communications requirements 
*?itn a wide variety of input, output and mass storage 
devices (ie robots, machine tools, a data base, 
terminals, etc.). Third, the r.'*C has been designed to be 
use^ by factory floor-level nersonnel and will utilize 
English- like, simple cor-m*nds to include a query mode. 
Finally* the "x'7. integrates a wiae variety of anpiication 
software   languages,   to  inciuie  PT,/MB6,  PASCAL  and 
1? 
introduction, to the l^"Y%*     Operating  System,  Intel 
' o r P o r a 11 o n, ?. I -1 
FORTRAN.  As Is evident, characteristics of the operattnq 
system  iiaKe  it an excellent choice for implementing the 
1* 
4. 1RMX86 Features Relevant to ADpiications Software 
4.1 Multitasking 
Multitasking simplifies the development of 
applications that process real-time events. The essence 
of real-time applications Is the ability to process 
numerous events occurring at random times. ^These events 
■nay be either asynchronous (occur at any tirne) or 
concurrent (one might occur "while another is helm 
processed). Clearly, a sinale program would grow 
extremely complex if it tried to process multiple, 
concurrent, asynchronous events. The solution is 
multitasking. 'Jnder this concent, rather than write one 
program to process '•! events, thp user writes 'J programs, 
each of which process one ev*»nt. £ach of these programs 
corresponds to an 1P.MX86 task-, the only active object of 
tne operating system. Subseouent example programs will 
illustrate the concept of multitasking. 
13 
Introduction     to     the     iR'-'xcu,   Operating  System,   TntPl 
lorporatlon,   pp.   4-3   to   4--t 
17 
4.2 Preemptive Priority Based Scheduling 
Preemptive  Priority Rased  Scheduling is a concept 
which is used to decide which  task  runs  at  any given 
instant.   As designed in the inMxR6 operating system, it 
ensures that if a more important task becomes ready while 
a less Important task is riinnina, the more important task 
14 
will bejin execution immediately. 
Carh task is assigned a priority between 0  and  255 
by  the  applications proorammer.  However, unless a task 
is involved In processing Intermts, this priority should 
be between 129 and 255.  The lower the number, the higher 
the priority.  The nucleus uses this number  to  schedule 
running  tasks,  which  are  always  In  one of five task 
states: 
\sleep - An asleep task is one which is waiting 
for a request to be nranted., Tasks put 
themselves to sleep for a specified amount of 
tlTie. 
Suspended - A task is suspended by another 
task, "hen waiting for an interuot, or by 
itself. Associated with a suspended task is a 
suspension depth, a reflection of the number of 
'suspends* against it. ^ach suspension must be 
countered bv a resume operation before the task 
can leave the suspended state. 
Introduction  to  the  !R,/Yci Ooeratlna System, Tntel 
'orpor^tion, p. 1-5 
1« 
Asleep-Suspended - i task eaters this state 
when a sleeping taste is suspended. Hence, it 
is basically a combination of the first two. A 
tasic in this state might be resumed, thus 
entering the asleep state or the sleep time 
might expire, thus entering the suspended 
state. 
Ready - A task is ready if it is not asleep, 
suspended or asleep-susoended. 
Running - The runn'tm task is the hiahest 
priority task in the readv state. 
Figure 4-t depicts all possihip  task  state  transitions 
15 
supported by the nucleus. 
4,3 Intertask Coordination 
The   i R M Jf R f>   operatina  system  provides  simple 
techniques for tasks  to  coordinate  with  one  another. 
Intertask  coordination  Is  absolutely  necessary  in  a 
trilli tasking environment #her°   " tasks each process  only 
a  single  event.    The  oner^t-Jng system allows task to 
mutually exclude, synchronize and communicate  amono  one 
16 
another. 
15 
IR'-1X86     v.irleus     Reference   wanua liR^nte I   Corporation, 
pp.      3-1   to   3-J 
16 
Introduction to  the  1RMX  operatina  System,  Intel. 
Corporation, p.4-6 
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4.3.1 Exchanging Information 
Tastes exchanae information among themselves for two 
purposes: (1) to pass data from one task to another (ie a 
string of characters entered at a  terminal)  or  (2)  to 
draw  attention  to a specific object In the system (ie a 
1 7 
token).   Such Information exchangipq is facilitated  via 
mailboxes  and the system calls that manipulate mailboxes 
CREATES    MAILRnx,    DELETFSMATLBDX,     SEHPSMESSAGF, 
RECEIVESMESS&GE).   Each mailbox contains two queues, one 
for tasks waiting to receive oblects and  the  other  for 
objects  sent by tasks but not vet received.  Mere Is how 
the mailbox system works: 
A task sends a token to a nailbox uslno the 
SENDS-1ESSAGE system call. If no tasks are 
waiting at the mailbox, the object is Placed at 
the rear of the object queue, which is 
processed Eirn. if there are tasks waiting at 
the mailbox, the receivlna task aoes from the 
asleep state to the ready state or the 
asleep-suspended state to the suspender] state. 
If the receiving task has a hiaher priority 
then the sendlna task, it will become the 
running task. 
When a task attempts to receive an object from 
a mailbox via the RFCFIVES'TSSAGE system call 
and the object queue 1s not empty, the task 
*.'1ll receive the object l^e'dl ately and remain 
ready.    If,  however, there are no objects in 
17 
Introduction to the iRMXRfi  Oneratinq  Svstem,  Tntel 
-orooration, p.4-6 
the object queue, the task: may elect to wait 
for one. If it does, the task is placed in the 
task queue and put to sleep for a designated 
tine period. If this time neriod elapses prior 
to receiving an object, the taste is made ready 
and the nucleus issues an ESTTMF. exception 
condition. Tf the tasic flops not elect to wait 
for an object, it regains ready and the nucleus 
again issues an ESTT'^F excention condition. 
Once again, the object queue is organized FIFO while  the 
task  queue iiay be FIFO or priority-based as specified by 
1 n 
the CREHTESMMLBOX system call. 
The question may arise =<s to why not si'moly 
communicate directly from one task to another rather than 
tnrough t.ailboxes. Unfortunaf«ly, this Is not possible 
since task's are asynchronous. Thev require a place (ie a 
nailbox) to store or wait for messages. 
Segments are simply norttons of memory. They are 
another me-Uu.il tasks use for communicatini and storing 
data. If =i task: requires a sea^ent of a given size, the 
nucleus  attempts  to  create one from the me^orv pool of 
the task's joo.  A segment is ^  contiguous  senuence  of 
i.. 
16-byte  paragrphs  with a starting (nas<*) address evenly 
1« . 
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Corporation, o,i-f 
divisible  by  16.   The  mechanics of segment usage are 
quits sltiple: =* task writes data to the segment which can 
20 
then be accessed by another task and read. 
4.3.2 Mutual: Exclusion and Synchronization 
The protection of shared data is necessary in a 
priority basei system where or>e task: may modify or update 
coupon data. Mutual exclusion and synchronization are 
achieved throujh an iP>iX8f> obiect known as the semaphore. 
The semaphore is si;nrly an In^oaer counter "that tasks 
H3ni?ul3te. Semaphores contain abstract 'units' that are 
sent between tasks for thp purposes of mutual exclusion 
or synchronization. 
Unlike mailboxes, semaphnms have only one queue, a 
task Tjeue. This gueu« , is organized FIFO or 
priority-based *s specified in the CPFARFSSFtfAPHnRF 
system call. Semaphore mechanics are such that a 
semaphore .tiay have tasks in the queue and units in 
custody at the same time. Th? semaphore's allocation 
scheme is such that It is trytm at all times to  satisfy 
20 
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op. 1-1, 1-4, 3-1 
21 
Introduction   t0  the   1R'<XR6     rippr^tinq     Svstem,     Intel 
Torpor-ition,   ;>.1-W 
21 
the rejuest of the task at the front of the task: queue. 
However/ It awards units onlv when It can provide as many 
units as the task; requested, and it does so immediately. 
Thus, a 'request for units (via the ftFCETVFsnMTTS) system 
call Is granted immediatelv if: 
1. The  size  of  the  request  is   within   the 
semaphore's current suonlv of units. 
2. The task is or would be iueued at the front of 
the task queue. 
Tf units are granted, the task regains readv; otherwise, 
the task .nay elect to wait and is put to sleep in the 
task queue. If the task Is not willing to wait, it 
remains ready (nucleus issues an EsTT:-'F exception 
condition). '-■■-, 
Kere  is  an  example  11 li'strat i.ng  the  use of the 
sea.n oh ore: 
- Tvo tasks, J\ and P, are waiting if a semaphore 
•if ith A at the front of the task queue. 
Initially, the semaphore h*s "> units, A varits 3 
units, and P wants 1 unit. 
- If the senanhore is sent ? units, both A and B 
regain asleep in the semaphore's queue (A ahead 
of B in the queue), 
- If the semaphore Is sent 3 units, A receives 
the units and awakens 1   n   re-nalns asleep. 
- If the se.iiaphor? is sent 6   units, a and  h  are 
?4 
■?? 
botn awakened (A first). 
A sitiDier example will illustrate how a semaphore 
can t>e used to achieve mutual exclusion. Crpate a 
senaphore vita an Initial 1 unit. Before any task Is 
allowed to use the shared resource, It must receive 1 
unit fro"" the semaphore. Also, once a task: Is finished 
using the resource, it must send l unit to the semaphore. 
This ensures that at any aiven moment, no rrore than 1 
task may use tr»e shared resource, while others must wait 
their turn at the semaphore. 
If the application system dictates that task A can't 
run until after task R H0PS, synchronization is 
necessary. before executing either A or R, create a 
semaphore with 0 units. Have A utilize the RRCETVFS 
UNITS systen call requestina 1 unit; it is forced to wait 
at the semaphore task queue until R sends 1 unit to the 
semaphore via the SEtfPSMUTTS svste-n. call. 
?7 
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Tntel  Corporation, 
5. Communication Between IRMX86 Jobs' 
The  above discussion has focused on passing objects 
oetween 1R^'X86 tasks.  In multiprogramming systems, where 
each of several applications is implemented as a distinct 
1RMXS6  job,  there  is  an  occasional  need  to  pass 
23 
information  from  one  job to another.  In the CMC, this 
need is clearly evident due  to  the  complexity of  the 
hierarchy  an i  the  subdivision  of  fc'orlccell  control 
responsibility between numerous 1obs.  A  short  overview 
of   these   cross-job   information  passing  techniques 
follows. 
5.1 Passing Large Amounts of Information, between Jobs 
There are basically three methods for accomplishina 
the transfer of large amounts of information between 
jobs: 
1. Create an 1P.MX86 sea^ent and place the 
information In the segment, then deliver the 
segment using one o* the techniques discussed 
below.  The advantages of this method are: 
- It  requires  onlv th*> Nucleus configured 
into the application s/stem. 
- The     operating  system  does not copy 
23 
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information from one place to another. 
The disadvantages of this technique are: 
The segment occunies memory until It Is 
deleted, memory which Is then unavailable 
for use elsewhere In the system. 
The application role nay have to copy the 
information Into the segment. 
2. Use an iRv'XR6 stream file.  The advantaqes  of 
this technique are: 
- The data need not he broken Into records. 
- Jt  can  easilv  be  changed  to the next 
n e t. h o d. 
Tts disadvantage is: 
- The system requires one or both of the 
I'D systems configured Into the 
application system. 
3. Use the extended or basic T/O svstfms to write 
information onto a m-iss storage device from 
••/htch a job neeiMn'J the Information can read 
it.  The advantaoes of tM.s .method include: 
- i'any lobs can read the Information. 
- It can easily  be  changed  to  the  last 
•nethod. 
- The  Information  n*»ed not be broken into 
records. 
The disa ilvantanes of thl«; technique Include: 
07 
- Dne or both I/n svstems are required. 
- Device I/n is slo'^r than readin^/wrltina 
24 
to a stream file. 
The applications programmer must Iceep all three methods 
in Tilnd *hile actually codina svstems. The CMC will 
utilize a combination of all three, as would most any 
lar:re, complex system. Specifics will be discussed in a 
later chapter. 
5.2 Passing Objects between Jobs 
There  are a]so three techniques for passlnq objects 
between 1obs.  The first  Involves  passinq  the  objects 
through  object  directories.   An oblect directory is an 
attribute of a job that allows  tastes  to  provide  ASCTT 
names   for  objects.     Tastes   use  CATAI.OC$np.jRCT, 
[jDOKliPSDRJRrT,  and  UNTATATiOnsOP. JRCT  system  calls   to 
define, look, and delete the na">es of an object.  Tr> each 
case, the task: uslna the svstem call must specify the job 
2r> 
*hose  object directory is to be accessed.   For example, 
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suppose ..that task: B of 1ob R must not heqin/resume 
running until task A In job A grants permission. This 
would he an ideal application of a semaphore If the tasks 
were contained within the same 1ob. Obviously, there is 
a need for both tasks to access the same semaphore, 
despite their location within different jobs. The 
solution follows: 
1. Task A creates a se-naohorp with 0 units 'jsina 
the CREATF$SF:MAPHnPP: svstem call. This 
provides A with a token for the semaphore. 
7, Task A calls nFTSTASK$Tn*rns to obtain a token 
for the root job. 
3. Task A calls CATALDCsnRjFfT to Dlace a token 
for the semaphore in the object directory of 
the root job under the chosen name. 
4. Task A continues processing; when ready to 
grant Task R permission, sends a unit to the 
semaphore via r,Ffjn$MFssA(":F. 
5. Task B calls GFTSTASKSTDK'FMs to obtain the 
token for the root 1oh. 
6. Task 3 calls LHOKnoSOR.TFCT to obtain the token 
for the se-naphore oblect name. 
7. Task B calls RFCFIVFstJMTTS to request a unit 
fronn the semaphore. It waits If Task A has 
not yet granted permission. Task p> becomes 
ready when A grants Permission CIP sends 1 
unit to the semaphore). 
An Important point to rpmpm^r is that this t-pchnlaup 
will successfully pass any type of IRMX3S oblect, not 
only  a  semaphore.Second,  herp the semaphore was passed 
70 
via the object directory of the root job, the only object 
directory  to  which  all  jobs  can  gain access.    If 
employed, the object directory of the root  job must  be 
large  enough  to  accomodate  t^e  names  of all objects 
passed this way; if not, it win. become  full.    If  the 
number  of  names does become large, there are techniques 
to utilize object directories of jobs other than the root 
job.  Finally, the protocol vork-s the same recrardless  of 
which  half  (the  create/catalog  or  lookup)  executes 
26 
first. 
The second method for passing objects between  jobs 
27 
is through mailboxes.  This is a two step process: 
1. Both taslcs must utilize the object directory 
technique to obtain mutual access to the 
mailbox. 
?. The mailbox can then be used to oass objects. 
The final method of oasslna objects between jobs is 
by passing parameter objects. These objects are passed 
via  parameters  of  the  TREATESJOB  system  call, whose 
26 
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purpose  Is  to allow a task In ttiP parent 1ob to pass an 
object to a ne<vly created 1ob.  Once tasks In the new job 
begin running, they can obtain a token for the parameter 
object  by callina GETSTASKSTOKF^s.  For example, suppose 
that task 1 of job 1 spawns a new job (job 2).  Job 1 has 
an array needed by job 2,     Task 1 can pass the  array  to 
job  2  by  putting  the  array  into an i&MX86 segment, 
designating the segment as a parameter object durincr  the 
creation of job 2 (CPFATEsJriR system call).  Tasks of job 
2 can then call GETSTASKSTOVRMS t0 obtain a token for the 
segment.   Ince again, this tpchnique can be used to oass 
28 
any 1RMX86 object, not onlv a s^nment. 
The  following  auidelines  should  by  followed  by 
aopllcation  programmers w^pn coT.-ntmicat inn  between tasks 
29 
in different jobs: 
1. If passing only one oblect from a parent to a 
child job, use the parameter object technloue. 
?. If passing only one oblect but not from the 
parent to a child job, use the object 
directory technique. 
23 
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3. If  there  Is  a need  to  pass more than one 
object, use any of the following: 
Assign an order to thf oblects and send 
then to a mallhox where the receiving job 
can pick them nn In order. 
Give each object a name and use an object 
directory. 
-Vrite  a  simple  tyne manager that, packs 
and unpacks a set of objects. Then pass 
the set of oblects as one composite 
object. 
•^ 
1? 
6. CMC Applications Software 
The previous chapters have attempted to provide an 
overview of 1RMXR6 operating svstem features relevant to 
CMC application software. This chapter will focus on the 
CMC model itself, specifically the implementation of its 
tasks. 
The CMC model is shown in figure 6-1. The 
hierarchical nature of the model is immediately evident 
with a glance at this fiaure. However, what may not be 
clear is how the model utilizes the iRMXRfi operating 
system. A detailed explanation of this subject can he 
found in r"53 . 
Figure 6-1 shows the Control Manuf acurim Coll as 
the root job of the entire system. It creates six other 
jobs, na;nely the terminal 1ob, material handling job, 
processing job, environmental and insoectioo sensing job, 
system status job, and the data base job. These jobs in 
turn create one to two additional levels of jobs, ie the 
terminal job creates the terminal Input and terminal 
output jobs. Dnce aaaln, 1t Is not the intent of this 
thesis to discuss the overall structure or the job 
hierarchy but rather concentrate on the ne*t level in the 
Tiodel, the tasks. As floure «-l shows, there are varvlno 
numbers of tasks, each with a specific responsibility, 
below the lowest level Jobs.  T*«»se tasks are the  active 
13 
components of the system; their oroper execution and 
coordination are critical to the control o*= the wori^cell. 
Lines between the tasks denict the required communication 
between tastes, '^n overview of each task module will 
follow in a later section. General implementation 
considerations for the tas^s will now be considered. 
IA 
6.1 Languages Used to Implement the Tasks 
During the design phase, three languages were 
considered for .coding the C.'<r tastes: PL/M86, PASCAL, and 
FORTRAN'. 
6.1.1 PL/M86 
PL./M96 Is a high-level language used for programming 
various  families of microprocessors.  It was designed by 
the Intel Corporation  to  meet  the  software needs  of 
computers  la  a wide variety of   systems and applications 
3 0 31 
work.   Characteristics of the language Include: 
- It employs a block structure and control 
constructs that encourage and enforce 
structured programming. 
- Tt has facilities for such ^afa structures as 
structured arrays =ind ooi nter-based dynajnlc 
variables. 
- Tt is a typed language in that the conmller 
does data type compatibility and range checking 
to help detect logic errors at compile time. 
- Tt Is an excellent language for systems 
prograiming. 
- Program correctness is relatively easy to 
verify. 
- Programs are portable across Tntel processors. 
10 
31 
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PL/M36 *ras designed for programmers (generally systems 
programmers) *ho need access to the microprocessor's 
features such as indirect addressing an<3 direct I/C for 
optimum use of all system resources. Tts structure is 
that of a block structured lananage. Every statement in 
3 progg-am is part of at least one block. A block is a 
well-defined group of statements that begin with a r>n 
statement or a procedure declaration and end with an F.'W 
statement. ^ module is a labeled simple on block which 
must begin with a labeled ho statement and end with an 
RMD statement. Within the Dri block, additional 
statements provide the definitions and processes that 
make up the program. The module can contain other blocks 
but is never itself contained within arother Mock. 
Every Pr,/V'R5 program consists n*= one or more modules, 
separately compiled, each consisting of one or more 
blocks. Actually, there are two types of blocks: the 
simple no block and the procedure lefinition block. Tnis 
latter type Is a set of statements heainnina with a 
procedure declaration and endino with an END, nther 
declarations and executable statements can -.70 between 
these limits, and are executed later when the procedure 
is Invoked. Tn other words, the procedure definition 
block is a definition of pvprvt-^im  the  procedure  win 
11 
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use  and do.   Sample proarams later In this chaDter wJJ 1 
Illustrate this structure. 
6.1.2 PASCAL86 
PASTMjRb Is a high level language designed for 
progr'anming the IAPXB6,B% faml.lv of microprocessors. Tt 
Is a superset of standard PASCAf, and includes additional 
features useful in microprocessor applications. 
Characteristics of the language Include: 
- It contains a block- structure similar to 
PL/"P6, and control constructs that 
encourage/enforce structured programming. 
- It includes data facilities for such data 
structures as multldlmens! onal arrays, records, 
sets, files, pointer-based dynamic variables, 
and user defined additions. 
- It Is a strongly typed language. 
- It includes run-time sunnort for sequential 
file T/D and floating noint arl thmetle. 
- It is a good language for expressing 
algorithms. 
- Prograx. correctness 1s easy to verify. 
13 
- It is a standard language and hence portable. 
3? 
PL/'-'Sfr 'Jser's Hulde, Tntel "orporation, ot>.l-? to 1-1 
33 
nASCMi3ft   User's   Guide,   Tntel   Coroorat ion ,     op.l-l      to 
1 -? 
44 
6.1.3 F0RTRAN86 
F0RTP!U1R6    is   a   hinh-lan^uaae   designed   for 
prograiKning th?  8086/ftnnfl  microprocessors.    It  Is  a 
superset of FHRrp.AM77 wit* additional features helpful in 
3 4 
microprocessor software development • 
6.2 Choice of Languages 
The  choice of languages depends on the application. 
PL/M36 allocs the programmer to oroaram at a level, closer 
to the microprocessor hardware.  it is  generally better 
for  systems  programming.   P*£CHLR6  is a higher-level 
language than  Pr,/:'R6  ^nd  1s  better  for  applications 
programming.    In  addition,  Jt exhibits more extensive 
type checking than PL/MR6 ' or  ^nRTRANRfi  and  will  thus 
reduce   programing  debua  time.   Finally,  F0RTP>UJft6 
contains a rich set of arithmetic operations and Is  best 
35 
for sclentif Ic/numerical apoiicati ons. 
Based  on these characteristics, the CMC will e,nploy 
a combination of all three.    T^sics must  be  coded  to 
accomplish  a  specific  function and also to communicate 
with other tasks.  Often  times  the languages  used  to 
FnRTRAf.'Pfi User's Guid*», Tnt-oi Corporation, P.1-1 
35 
°hZZM,nf>   User's Culde, Tntel Corporation, p.t-3 
A*, 
accomplish these goals will be different. For exa^Dle, 
the mission of reading a command from the keyboard mav be 
best achieved using a PAPCHT, algorithm, while the mission 
of signalling another task vhich will process that 
command should be done with PL/M86. This is due to the 
fact that iR,'!X36 system cills are PL/MR6 compatible and 
will thus compile within PT;/"A* code. Thus, in order to 
maintain the modularity of the CMC and exploit all 
capabilities of the lRMXRf> operating system, some tasks 
wil.1 contain more than on*» module (ie a main module coded 
in PL/M86 and a submodule coded tn  PASCAL  or  FOPTPAri). 
Interface  techniques  are  clearly critical and will he 
discussed in a later section. 
6.3 Sample Programs 
This section '"ill discuss a sample program which 
demonstrates the feasibility of the IP.MX36 operating 
system and software languaaes to implement a complex 
system such as the C'-'C model. Mthouuh the pronrams 
thenselves execute only a sl^me task (reading a string 
of characters from a keyboard and outputtlng them onto a 
screen), the mechanics of imn] e^ent i no a :nore comnlex 
procedure are the same. 
Figure 5-2 Is the.main task of a multitasking job. 
It creates t*o other tasks, 1ns task and  outstask,  which 
4fc 
real in and output the strino of characters, 
respectively. As can be se^n from the fiaure, the main 
task: is essentially a DL/^6 main module which starts' 
with a labeled Do statement (MATMtDO;) and ends with an 
PL\'D statement (end MAT'':). Looking at flaure 6-2, the 
include statements between lines 3 and 12 are actually 
links to 1R"'1X86 libraries which contain code for each 
system call used by the ooeratim system. Programs must 
contain an include statement for each and every system 
call used. The declare statement on line 2 is necessary 
for the PL/'^fc compiler to correctly interpret the 
Include statements. Lines 13 to 16 are declarations of 
external procedures called hy this main task, in this 
case IMPUT and OUTPUT. T>)P declarations between lines 17 
and ?J are peculiar requirements of PL/M86; each variable 
found in the program must, be declared by tvoe Prior to 
use. Line 25 creates a semaphore and line 26 catalogs 
the nane '""of the semaphore f'sema') in the object 
directory of the containing 1oh. Line 27 assians a token 
to the main task: itself f^-iln); this token is also 
cataloged in the object directory under the name 'main'. 
Likewise, lines 29 to 30 create * mailbox and catalog its 
name ('mbx') in the oblect directory. Line 31 creates 
the output task with a priority of 7r,r> and the ende 
located  at  the  external  ororeiure  PMTPIIT.    Line 32 
47 
1 MM?J: nn; 
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25 
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28 
29 
30 
31 
32 
33 
34 
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Sine 
Sine 
Sine 
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c/rmx86 
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c/rmx86 
c/rmx86 
c/rmx86 
/ncr 
/net 
/ncr 
/UPX 
'nrc 
/ual 
/nsu 
/nat 
/ncr 
/tss 
'wo 
mbx. 
oh1. 
tsk. 
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mes. 
loc. 
to*. 
SPIH . 
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ext) 
ext) 
ext) 
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13 T^PUT:   PROCEDURE   EXTRPNAI,; 
14 ETJD   i-MprTT; 
15 OUTPUT; PROCEDURE EXTERN AT.; 
16 EVD OUTPUT; 
0ECT.ARE 
boxl 
main 
exSptr 
inStask 
out$task 
segment 
semaphore 
token, 
^oken, 
word, 
token, 
token, 
token, 
token; 
semaphore = rq$create$semaphore(0,1,0,aex$ptr); 
call r T$C at aiocjs oh 1ect(o,semaphore,<a(4,'senna'),0 
ex$ptr); 
Tiain = rq$net$taskstokPns(0,Pex$ptr); 
call rq$catalog$oblPrt(n,rnain,(2(4,'Tia1n'), 
aexSntr); 
boxl = rq$create$fr.an.hox(0,!3exSptr ); 
call ri$cat-3loq$oh1pct(n,hoxl,!3(3,>hx'),f5ex$ptr); 
out$tas< = rq$create5taskf255,"OUTPUT,o,o,S12,0, 
« e x $ D t r); 
inStask = ra$ereatestask C>55 , © if-.'PtiT, n , o ,51 ? , o , 
3ex$ptr); 
call r'i$suspeadstask(nnain,Qex'Sptr): 
rail dq$exit(0); 
e nd '<! a T 'I ; 
Figure 6-2: 'ain Task of a Multitasking Job 
iq 
creates the input task with the same priority but located 
at TMPHT. Motice that the order of creation Is not 
really Important as lona as the code implementing 
synchronization is correct. This point wiXl be more 
clear upon examination of both the Input and output- 
tasks. Mne 33 suspends this, the main task. 'fence, at 
this point the main task is no longer the running task 
but rather has a suspension denth of t until resumed by 
another task. The final statement of a main task must be 
a dq$exit call, as shown on line 34* 
As explained above, the main task creates both the 
Input and output tasks. Thp application code for these 
modules is shown In the followJm figures. 
Looking at figure 6-3, thP Input task PT./MR6 module 
is lefined to be all codP bet-'pen the labeled CTr'STASK) 
DD. statement and its corresponding F.tir* statement. In 
other words, all PL/"fi6 code between lines 1 and 39 is 
the input task module. The nrxMRF: statment on line 2 
.and the following Include statements serve the same 
function as in the ip.ain task. The Droceriurp declaration 
found on line 1 r> Tarks the beginning of tb,p TMDIFT"' 
procedure definition block. ppclaring this procedure 
public allows tt to be accpssed by other tasks which 
ieclare the same procedur° to be external. i-'ote that the 
Tialn task did just that CSPP  fiaure  6-"?").    The  TUPIIT 
4 0 
1 I'J$TRSK:    DO; 
2 
3 
4 
5 
6 
7 
R 
Q 
1 0 
11 
1? 
13 
14 
15 
16 
17 
IB 
19 
20 
21 
22 
23 
24 
25 
25 
27 
2° 
29 
30 
31 
DF.ZUAPF,   token  LTTFPMJ.Y   'selector' 
$lncludeC/Inc/rmx86/ucreat,ext) 
$lnclude(/inc/rmxP^/uonen.ext) 
$Include(/lnc/rmxO'S/urpad.ext) 
$lnclude(/inc/rmxBfi/nclose.ext) 
$IncluJe(/lnc/rmx86/uexit.ext) 
$incluie(/inc/rmxP6/nsnmes.ext) 
$IncHiie(/lnc/rmxRfi/riltioM.ext) 
$lnclude(/lnc/rmx8fi/MSDecl.ext) 
SlncludeC/inc/rmxR'i/ncrsea.ext) 
SlncludeC/inc/rrnxSft/nrstsir.pxt) 
$ioclude(/lnc/rmx86/nsntsi>r.ext) 
$include(/inc/rrr>xRfc/lssnec.ext) 
T MprJT:    PROCEDURE   pnRT.TCj 
ORCM.ARR: 
ciSconn 
ex$ptr. 
InSchar 
boxl 
seqment 
token, 
word, 
word, 
token, 
token, 
byte; buffer   based   spment. 
ir.ARE   signal$pair   STPU^TURRC 
semaphore t-oken, 
tabscode bvte); 
siqnalspalr.tabcode  =   "Ph; 
sJ ynrilSpair.semaphore   =  rasiookupSohlecf (0 , 
af4,'sema'l,0f*ffh,aex$ntr); 
ciSconn  =  dqscreatef «(4, ' :ct: ') ,0exSnf r") ; 
call.   dq$openfcisconn,1 ,n,9py$ntr); 
call   rq$s$speclal (ciSconn , S^stqnalSp^tr , o, 
iaexsptr); 
Figure  6-3: Tnmit   Task 
SO 
12 boxl = n$looK-up$ob1ect (0,^(3,'-nbx') ,0ffffh, 
» e x $ p t r); 
3 3    -So while 1; 
34 segment = rn$cre*te$seament(96,AexSotr); 
35 Ia$char = dq$re*d(ci$conn,0buf f er , 1 , 
PexSntr); 
36 call   rq$sen^Smespa7e(b6xl ,sercnent ,0, 
flexSntr") ? 
37 end? 
38 EMD   T'JPfJT; 
39 EVD   I\'$TASK; 
Figure  6-1,   continued 
si 
1 Ot!T$TASK:    PT; 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
IS 
1 6 
17 
18 
1 9 
20 
21 
22 
73 
24 
25 
26 
27 
29 
29 
DECr.JVRE   token   r.TTFPAM.Y   'selector* 
$lnclude(/lnc/r<nx96/n]nobi.ext) 
Si'ncludsC/lnc/rmxRfi/nrcnes.ext) 
$lncludO(/inc/rmxR6/nsnmp«s.ext) 
$include(/inc/rmxRfi/ucrf»at.ext) 
$incluie(/lnc/rmxR6/uonpn.ext) 
Sincluie(/lnc/rmx86/uwr1tf».ext) 
$ Include ( /i nc/rmxP6/ n clos<».ext) 
$inclU(ie(/i.nc/rmx86/ueYlt:.ext) 
$lncluie(/inc/rmxR6/ndlspn,ext) 
$lnclnde(/lnc/rmx86/nrstsvc.ext) 
$Jncluie(/inc/rmx86/nsutsk.extl 
$inclurJe(/lnc/rrpx«fi/nrcunt.ext) 
DtTTPfIT: PROCFDURR   P'TRT-iTC; 
coSconn 
e x $ p t r 
box 1 
7i a 1 n 
segment 
semaphore 
value 
huffer   bas«i 
folcen, 
'<?nri, 
token, 
f^ken, 
token, 
token, 
word , 
seTP^nt   byte; 
co$conn   =  dqscreatef «r 4, ' JCO: ') ,«ex$r>tr); 
call   iTSopenCcoSconn^jO^exSDtr); 
boxl   =   rq$.lookup$ob1ect(;o,a(3 ,'nbx ' V,Of f f fh, 
a e x s p t r); 
semaphore = rq$lookuDSob1ect (0 , Q( 4 , 'sema ' 1, Of f f f h, 
fl e x $ p t r) ; 
value = rqSreceiveSunltsfsemaohore,t,Oftffh, 
^exSctr); 
Figure 6-4: Out out Task 
s? 
30 
32 
33 
34 
35 
Jo while 1; 
sea?nent = riSrer^lveSDPssaoe(hoxl,Offffh, 
0, ra e x S P t r ">; 
IP buffer <> '0' THEM 
riot 
call dn$vrite(co$conn,flbMffer,lr 
« p x $ p r. r); 
call ra?deiete$segmeat (segment, 
^exSptr) ; 
do? 
36 
3 7 RLS 
38 
39 
40 
41 
4 2 end; 
4 3 S:MD :i IFTPUT; 
main   =   rrrsiooTupSob 1ect (0 , <? (4 , 
'TMln">,nffffh,flex$ntr); 
call   n$r«suTie$tMsk:(mfijn,3ex$Dtr); 
end ? 
rJ7'ire   fi-1,   contlnue-i 
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procedure Is called by the main task In Line 32 when the 
inout task Is created. This input task becomes the 
running task: after the cutout task (which happens to he 
created first by the main task) Is put to sleep while 
waiting for a semaphore unit (see figure 6-4). 
Continuing along in figure 6-3, the DECLARE 
statements oetveen lines 17 =md 22 serve the same 
function as In the main task-, ie to declare variables 
prior to their use. The declaration of a PL/MR6 
structure (lines 23 to 25) is used to equate a semaphore 
tfith the tab key on the keyboard. The structure's 
elements are further defineH In lines 26 to 27 (see the 
Dti/M36 User's "uide for a complete discussion on the 
structure data type). Lines ">9 and 30 create and open 
the physical file console inout, Ie the kevhoard. Line 
31 is the special call whir* actually equates the 
terminal's tab key to a s^manhore. Line 3? looks up the 
na"ne for nallboxt in t.h*» object directory of the 
containing Job; this mailbox was created and cataloned in 
the nain task, lines 29 to in («;oe f inure 6-7). Line 33 
is essentially a do forever. The code within this do 
block creates a T.emory segment (line 3D; reads in a 
character fron the kevhoard ^nd stores it In the has*3* 
variable buffer (segment Is its >->ase iddress)(1ine 35); 
then  sends  the segment to hox 1 in order to bo received 
5*1 
by the output task: (line 16). 
The ouput task (see {inure 6-4) is also created by 
the main task:, waits at the semaphore for a unit from the 
input task (in this case the hitting of the tab kpv), 
*aits at mailboxl for the memory segment containing the 
input characters, then either writes out the contents of 
the memory segment or resumps the main task'. As can be 
seen from figure 6-2, this t=isk is created prior to the 
input task:. However, ev»n though it will run initially 
after the main task suspends Itself, it. is. out to sleep 
in line 29 while waiting at the semaphore for a unit (ie 
the tab key). Thus, the lnnut t=*sk becomes the runnina 
task: as fc'ould be expected. Mnes 25 and 26 create and 
open the output file, in this c^se the terminal console 
screen. Twines 27 and 29 lookup the na^es of objects 
(ooxl and semaphore) in order that they mav be used in 
subseguent lines. The task Is nut to sleep on line 2Q as 
it awaits a semaphore unit from the input task. nnce 
again, line 30 is essentially a do forever. 
The code *ithln the do block begins at line 31, 
rfhere this, the output task,' vatfs at the mailbox to 
receive a message from the lnnut task. This message Is 
the segment containing the characters tvned In at the 
keyboard. Thus, lines 2^ ^nd 11 are the key 
synchronization  elements  of  t-his multitasking 1ob.  [f 
the character In the segment does not equal a '0',then 
the output task writes out the contents of the segment 
(line  34)  and  Immediately  deletes it In order to save 
i Y-X'- 
memory space (line 35). Tf the segment does contain a 
'0', the F.LSF. portion of the IF statement is executed 
(lines 37 to 41). This code-looks UD the token for the 
main task; (line 39), then resumes the suspended main task 
(line 40) in order for the main task to exit the "joh (see 
figure(6-2, lines 33 to 34). 
The foregoing example, although relatively simple in 
its ourpose, demonstrates the characteristics of the 
1PMX86 operating system and the techniques for 
implementing multitasking environments. These same 
techniques can be used vh°n Imnle-nentinq a complex system 
such as the Z~\Z, and were in fact considered when 
designing the model. 
6.4 Language Interface Techniques 
The examples In the previous section were coded in... 
PU/W6 only, As discussed previously, the C'*c win 
utilize a comoinat ion of software lanquaues, not lust 
PL./MR6. This section win concentrate on how to 
interface modules written in two different lanauaqes. An 
example multitaskina proar^ will help illustrate the 
concepts. 
^6 
A - 
It is possible with the 1»WX36 operatlna system to 
link: modules written in different languages. A complete 
discussion of this subject is auite detailed and will not 
be covered here. During Implementation, of the f"MC model, 
it is envisioned to co^e main module's in PL/M86 and 
sub-nodules (should they be reauired) in either PASCAL or 
FORTPA'i, depending on the function of the task. Task's 
with main nodules coded in PT./M«6 will be capable of 
communicating with other tasks via the various system 
calls; they will also be able t<-> have their main modules, 
which include PI>/M36-comp.ati,->le system calls, comolled 
separately from any reaulr°d submodules. Submodules 
written in a higher level lanmiage may not always be 
necessary; the example oroara^ in the previous section 
demonstrated the flexibiltv of the Ph/'^Hf> languaae as a 
stand alone entity. However, should interface 
requirements oecome necessarv, f^is section will nrov.lde 
the guidelines to follow in order to assure success. 
Specifics are covered 1n areat<=>r detail in the PASCAL^ 
User's Guide, Appendix J. 
The following modules win be used to illustrate 
both the interface requir^mpnts and applicability to the 
2^7. model. Figure 6-5 corr°snnn^s to a main module coded 
in DL/^R6. '-'otice that- it- apoears guite similar in 
structure  to  those  tasks  discussed  In  tho  previous 
S7 
section. This main module calls a PASCAL coded submodule 
shown in figure 6-6. The submodule Is the one that 
actually accomplishes the 'work:' of the task, that Is 
reading in a string of un to ?o characters, writing out 
the string to the console screen and a file called 
'edit', then prompting the operator for additional input. 
T
ne tasK containing both modules has direct application 
to the C^C model, In fact. It was designed to fit the 
requirements of tasks 10?0 and 1030 of the model itself. 
Looking at figures 6-s and 6-6, the following 
reauirements Insure success when interfacing a main 
module written in PL/f-'^fi and a submodule coded in 
PASCALS: 
1. Initialize the Universal Transput Svstem 
(JJTSl. To do this, the main module must call 
2 parameterless external nrocelures (initfp or 
Init37 and tq_oni). Examining figure 6-5, 
lines 7 through in declare these orocedures 
while lines )i and ?/> actually call them. The 
purpose of these procedures is to nerforn hoth 
floating Point and T/n initialization. 
2. Allocate file variables for the predefined 
text files input and outnut, if necessary (see 
figure 6-6 line "*). All other files to he 
used in the PASCAL nortlon of the system 
should be declared in t-he PlJBLTC section of 
the PASCAL module. For example, Jn fiaure 
6-6, the text file edfile is declared in line 
4. *. s is shown in the example, use the names 
Pl-input and pg_output for these input/nutout 
files. 
3. Initialize alobal PASCAL files. To dn so, the 
main module must set the first 6 bytes of-eaeh 
sq 
uiMVS 107.0: do; 
2 
4 
DECLARE edflle(6) byte external; 
DF:CI.ARF; (pq„inout,pq..ontDutM6) byte external; 
DECLARE i integer; 
5 
6 
7 
R 
^ccept„input: PRnrcnnRR FXTERN-'AT.; 
Z'iD   accept.input; 
Inltfp: PPOCEDUpR EXTEP'JM,; 
E\'D lni.tfp; 
9 tq_00J: PRTCEDUPF RXTP«?»AT.; 
10 R«D tq.001; 
11 tq„999:    PPnrEOtJRK   KXTRRMRT,; 
12 E*in   tq.,999; 
13 
14 
15 
16 
17 
IR 
19 
2^ 
?1 
22 
21 
21 
on; 
^
rl   1=0   to   5; 
edMloCn   =   0; 
pq_J nnut(J)   =   o • 
oo.outniit f 1)   =   0 • 
Ef'O; 
call   Inltfp; 
rail.   tq_00l; 
c^ll   accept-innut; 
call   tq„.99P; 
E'in   '-'M^$102 0; 
Figure   6-5:        '^ain  T^sic   written   In   PL/'-'SfS 
riO 
I 
2 
3 
4 
5 
6 
7 
9 
■nodule "1020; 
Pirp,[,i: 'ti 020; 
var pq_innut ,r>q_output : text; 
edfilp; text: 
cmdbuff: array [1..201 of char; 
command: oacked array C1..20] of 
char; 
qultchar: ch^r; 
PROCF.nURF: arcpo^l riDUt; 
PRIVATE Ml 020; 
10 PBCICEPMRE   accept_input; 
11 var I: Integer; 
12 
13 
14 
15 
16 
17 
lfl 
19 
20 
21 
22 
23 
21 
25 
26 
27 
23 
29 
3EGI.-J 
reset 
rewr J 
rewri 
repea 
begin 
end; 
write 
rea.i( 
until 
(pq-inout, ':cl:'); 
te(pq_outnut, ':co:'); 
te(edfile, 'pdit') ; 
t 
for t :=1 to 20 do cnibuffti] := 
tor   1 : = 1 to 20 c'o 
I f   not   eoln   then 
rpa-iCcTidbuff U ] ) ; 
pacicfc*di-Miff , 1 , command) ; 
r e a d l. n; 
write)nfnn_outnut,' ',ronmand:20); 
write in(e^flle,command:20); 
InC'Anothpr command input?'); 
qultchar); 
qultchar = 'n' 
R'.'D; 
Figure 6-6: SubmodMlP coded in PASfAT.Rfi 
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file  variable  to 0.  This is shown In fioure 
6-5 lines 14 to in. 
4. Call a PASCAL proar=)i) that resets Copen's) 
pq_input and pq_output t.n specific files and 
devices. To open these files, use the 
PASCALR6 built-in routines RSSET and RFWRITR. 
Lines 13 and 14 of fiaure 6-6 accomplish this. 
Also, notice that thp edfile has also been 
opened for writinq (line 1^1. 
5. After the PASCAL ororrram has ended, call 
tq.999 (see figure 6-5, line 221, another 
P3ranieterless    external    procedure   which 
16 
performs I/r> closedown. 
When coToiled, linked and executed, these two modules 
successfully read in a string of characters, output them 
to the screen and another file called 'edit', then prompt 
the ooerator for another rown^, Once aaaln, the reason 
for coding subnoJules in r"\SCATJ/F3PTRAM is to -nore easily 
and efficiently accomplish t^s^s which would prove more 
telious in a comparative!" lowpr level language such as 
P[i/''B6. Although PL/MS6 could have been used exclusively 
here, PASCAL'S data structures and superior T/0 
capability .more efficiently accomplish the ooal. This 
technique will be used durina the implementation of the 
CMC molel's tastes as explained in the followina chapter. 
36 
P\SC*U.<?6  'TSPT'S Huide, Intel Corporation, pp.J-11 to 
J-l 3 
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7. C*1C Task Definitions 
This chaoter will discuss the applications software 
•nodules of the CMC model. "s mentioned previously, 
reference [5] concentrates on the overall C'-'C structure, 
including all job level modules Csee fgure 6-t). Thus, 
the discussion here will focus only on the tasks of the 
nodel. Hopefully, **ith the background information 
provided to thts point, the C«C task design as exoiained 
in this chapter will be easilv understood. 
This chapter is organized in gmuos of tasks as 
defined hy the Z'AC model, finure 6-1. The discussion of 
each group of tasks will focus on their purnose, inputs 
and outputs to the tasks, required communication with 
other tasks, and some implementation considerations such 
as languages and synchronization technlgues. Analysis 
will start with the terminal inrut 1ob tasks and end with 
the data base job tasks. 
7.1 Terminal Input Job Tasks 
As is evident from the name, the overall nurpose of 
these tasks Is to accent rme-rator commands from the 
terminal and process those commands. Tjooklna at figure 
6-1, there are 4 tasks errand bv the terminal input 1on: 
102^, 1030, 1040, and Ihso. "^ask 10?o accents ooerator 
Input at the terminal.  nearly, this task  must  have  a 
f>7 
high priority and be one of the first in the entire 
system to run. The basic foundation code for task 1020 
has already been analyzed in the previous chapter (see 
figures 6-5 and 6-6). Although not in final form, these 
■nodules successfully accent user input and nass them to 
an edit and console output file. Task 1030 must accept 
the character command strina from 1020 and check to see 
if it is in fact a legal command. if it is, 1030 must 
oass the string to 1040 to be parsed; If not, an error 
hanll er/t ^sk must be invokPd to send an error rnessaqe to 
task 1520 for disolay. After parsing, task 1050 loads 
the legal, parsed command into the command table (see [51 
on the operational rrpcr.anics of the command table). Task 
1040 also must com,minicat* with task 5020 in order for 
the operator to receive a syp STAT, or status of all 
•najor system components. This could be implemented 
through the use of a mailbox to send tokens between the 
tasks. Synchronize ion amonrr t^ tasks in the terminal 
input job could be acMpv»] through the use of 
semaphores. PASCAL submoiules win most likely simplify 
the extensive file readtna and vritina in all tasks 
within this group. 
M 
7.2 Terminal Output Job Tasks 
Four tasks compromise this group: J520, 1530, 1540, 
and 1550 (see figure 6-1). nnce aialn, the tasks are 
arranged sequentially and must process in order from top 
to bottom. Task: 1520 accents svsten messaaes, to include 
error messages, from tasks 1030 arili 5010. Onrp a message 
is received., nost likely in the for™ of a token, this 
task must send it to either task 1530 or 1540 via a 
nail box. These tasks will access the data base (task 
Sony in orier to qet the system status or error 
■nneunonics associated with the message. The mneumonic 
TiesssTe is then sent to task 1550 for display to the 
oper^or. Tasks 1520, 15^0 and 1540 are all 
conTiuni atlons oriented and could he coded exclusively in 
?L/'-'.fi6. 'lowever, task 1550, vhich writes out a messaae 
to the operator's terminal screen, wouli best be coded 
usim a PASCAL sub module. 
7.3 Process Transformations Job Tasks 
This -jroap of tasks Is one of the most complicated 
in the entire system. Their basic function is to process 
the trans for nations required hv the workcell components 
(rooots and conveyors) In order to control their 
novement. Task 2030 accesses the command table for a 
specific  co.rniand  line,  such  as  F^TCH  A. ""ask   2040 
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accesses a part, number table for the critical 3n point* 
ie ft = (3,3,4). Both the command table and part number 
tables are located In the Hgta base (see (5) for a 
detailed discussion of thes*> tables) and are accessed 
through coTi-nunicat ion with task fiO.10. Task 2050 
determines the workpiece current location using Input 
fro* task 5010. 'fence, the svstem at this time knows the 
location of the taraet workniece and the command it must 
execute. Task 7060 combines knowledqe of these and 
determines the transformation typ.*» (ie translation, 
rotation, or a combination) required to execute the 
command based on the workoiece's location. Tf the taraet 
Is movlm, as would most, lively be the r«e If on a 
■noving conveyor, synchronization corrections would bp 
necessary in order to cn-nnenpate for the displacement 
between the time of current location and when the robot 
or other device reaches the forget. Task 7070 accepts 
this synchronisation information from the synchronization 
*'orkcell job (see fiqure *s-1"). Task 3080 combines all 
the information received from t-^sks above It and actually 
Processes the transformations. n>ie to the extensive 
numoer crunching Inherent In this task, it would most 
MkPly be coded with a FORTRAN 0r PASCAL submodule and 
utilize the- 8337 math professor. Once processed, this 
task sends the transformation to task ?0or),   which outputs 
6S 
the final transformation to the appropriate lob (robot or 
conveyor). implementation consi derations include the use 
of PftS.CMi submodules In tasks 7030 and 2040 for readinq 
to/writing from the data base, the use of FORTRAN or 
P*VSC:&L submodules for tasks 2060 and ?ofl0 due to 
extensive math operations, and the possibility of 
exclusive PI/MQ6 coding for tasks 20550, 2070 and 7090 
since they are only involved in communicatinn with other 
tasks. The use of a mpmorv segment wl. 11 pr.obahly he 
necessary for oassinq relatively lane amounts of 
synchronization information between tasks 7160 and 7070. 
This may also be the case when outputtlng the 
transformation by task 7000 to the robot and convevor 
lobs. nnce aialn, the proner execution order of tasks 
within the process transformations "Job will be achieved 
through semaphores and/or different priorities for the 
tasks. 
7.4 Synchronize Workcell Job 
Uke the previous Troun of tasks, the synchronize 
workcell tasks are one of the tiost con-plicated in the 
Z'A~. This  section  will  onlv  address the most basic 
requirements of thjs arouD; additional detailed design 
work Is needei In this area. Four tasks are created by 
the synchronize workcell 1oh: 71^0, 2110, 21^0, ^nd ?.)(■>(). 
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Task 2130 selects the synchronization event, such as an 
arrival, departure, or a completed operation. Naturally, 
these events *'ill be baser} on the characteristics of the 
ievice or tforkcel] component beinn synchronized. Task 
2140 must select the synchronization parameters, such as 
time, distance or velocity. Task 2150 calculates the 
synchronization parameters required to properly 
conpenstate for changes in time, distance or velocity and 
task 2160 actually outputs the results. These narameters 
nust be sent to the robot, conveyor, and process 
transformation jobs via tasks 7T10, 7620, and 2070 fsee 
figure 6-1). Their effect could be to adjust the 
conveyor's rate of. advance or the robot arm's velocity in 
order to conoensate for a movina workpiece. nnce aaain, 
intertask synchronization for tasks within this job could 
be achieved through semaphores; the system status message 
inout fro-n tasks 5010 =*nd sn*>o could best be achieved 
through the 'ise of a segment, due to the larae amount of 
information being passed between jobs. 
7.5 Robot Job Tasks 
The robot  job  creates  ^  tasks 'vhlch control the 
operation of a robot.  The fMr* '"orkcell 'nay incorporate a 
number of robots, in tfhich case there would be  a  number 
of  robot jobs and cnrresnnndim tasks.  T-^k ?-??o should 
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be one of the hiahest prloritv tasks in the system, for 
Its responsibility is to calibrate the robot. Thus, it 
should be assigned a prtorltv high enouah to insure it 
executes prior to any commands heing sent to the robot. 
Dnce it performs its Init1 alization function, It must 
pass the information (probably through a segment") to taste 
2340. 'Vfter initialization, control of the robot 
actually commences with task 2330, vhich accepts 
transformations from task 2nqo. This task must also 
receive synchronization oarameters from task 2160. The 
task may oe aole to be coded in PL/MB6 exclusively since 
communication " is its basic function. Task 2340 is guite 
complicated and requires extensive future study. This 
task has the responsihilitv of formatting generic 
transformation/synchronization a=,ra into a robot specific 
language such as vftd. Recause of its closeness to the 
robot itself, it is tied into t^sk 5050, which shuts down 
the system In the event of a fatal error. This link 
should be interupt driven rather than priority based (see 
[5] for a discussion of. interunts). Task 23^0 sends the 
robot soecific commands to the robot for execution. 
Finally, task 7.1&0 updates the 'svstem status 1ob (task 
5020) in or:ier for it to maintain the current status of 
the robot. 
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7,6 Conveyor Job Tastes 
The tasKS in the convevor lob oerforrn basically the 
sa.Tie functions as those in thf» r^bot 1ob since both are 
material h^ndlincr devices. Due to the simplicity of the 
conveyor when compared to the robot, there are fewer 
tasks re.juired to control Its operation. Aaain, the CMC 
model is not limited to a single conveyor; multiple 
conveyor "lobs *rould be present to control a number of 
them. Task: 2620, like task 21.30 in the robot job, 
accepts result transformations from task 2090 and 
synchronisation information from tisk 216 0 (see finure 
6-1). This task also receives an interupt sianal from 
trisk 5050 shoul 1 an emeroencv shutdown be necessary. 
Hnce 2620 completes processing, it should seni the 
results to task 2630 rnrouah .-< segment. This task- 
outputs the results to the conveyor itself (ie to turn 
on/off, move a certain distance or at a certain speed, 
etc.). The 1 in^uaaeCs) usnd to iTiole^ent this task would 
depend on the interface requirements of the convevor. 
Finally, task 2.640 updates the system status lob, task 
5020. Dnce aialn, intertask synchronization within the 
job should be achieved thrmnh semaphores. 
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7.7MachineTool Job Tasks 
The machine tool 1ob creates 5 tasks: 3020, 3030, 
3035, 3040, and 3050 (see finure 6-1). Like task 2320, 
task 3020 initializes the machine tool for subsequent 
operation and should be assinned one of highest 
priorities within the cell, n^ce initialized, control of 
the machine tool actually starts with task 3030, which 
determines the current machine tool status (operation 
complete, tool failure, etc). Tnou't to this task will 
naturally be from the system status lob, task 5020, via a 
segment. ^ased on this status, task 3035 outouts 
commands to the machine tool, nossibly using APT code or 
other languages. This task would -nost likM.y contain a 
submodule coded in PASCAL in order to facilitate the 
interface to the machine tool. Task 3040 is charged with 
monitoring the process durlna machine tool operation 
while 3050 sends this Information to 5020. Both tasks 
could probably be implemented in PL/M^b only. Like the 
other active components of the system, task. 3035 has the 
capability of processing intprupt driven emergency 
shutdowns for the machine fool. 
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7.8 Manual Work Station Job Tasks 
Hunan workstations will be Integral portions of many 
near-future workcells. The r*<r nodel has accounted for 
this assumption and create^ th*> manual work station job 
which in turn creates 3 tas^s: 3120, 3330 and 3340. 
Again, multiple manual work station jobs would be present 
to control .nulrlple workstations. Task 33?o records the 
arrival of the workpiece at the station usincj input from 
the system status lob. bhvsiraliy, this arrival could be 
the result of the tripping of a nroximity switch or the 
entering of a character at th« worker's terminal. After 
recording the arrival, this task must communicate via a 
nailoox this fact to task 334nf which updates the system 
stati's task 5030. Task 3330 records the departure of the 
workpiece fron the station in a similar fashion. It, 
too, must send data to task 3340, which updates the 
system status. Semaphores should be used to coordinate 
intertask synchronization within the job. 
7.9 Vats, Dips,& Treatments Job Tasks 
'
A
anY manufacturing cells contain a treatment station 
through which components are processed. This lob creates 
4 tasks to control such a station. Task 3f>?o initializes 
the process, controlllna such narametprs as tennerature, 
pressure, amo-hours, fluid levels,.etc.    Submodules  of 
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PASCAL or FTRTRAM will most lllcely be required here. 
Task: 3625 cutouts commands to t.h*> processes 1n order to 
insure they stay within prescribed limits. The lanquaqe 
utilized in this task would depend on the method of VPT 
control. T=«5lc 3630 is to monitor the status of the 
process, ,iuich the same as taste 3040 did for the machine 
tool. Hast, task; 3640 uodafes the svstem status. Task- 
3625 has the enerqency shut-down capability discussed in 
the previous loos, this time for the treatments. 
7.10 Camera Control Job Tasks 
The  tasKs  under  the  ca-nera  control  "job control 
vision sensing, the most complicated form  of  industrial 
seisin-}.   This techno]oqv is only now beina perfected in 
laboratory  environments,  however,  the  CMC  model   is 
•3 • 
planninq   for   Its   integration  into  the  industrial 
woriccell.  Tas< 40?0 win  receive  camera  sensory  data 
from  the  camera  itself.  * suhinodule written in either 
PASCAL or F^RTRh'l   will hp reouirei to receive this  data. 
LiKe^lse,  the  processing  of  the data Ctask- 4030) win 
require the ^iqhest level 1 iniinae.  f'nee processed, task: 
4040 must access the data ^SP (task:  6030)  for  pattern 
recognition  dat^  stored  In  fbp data base, such as the 
shape of 3 particular worv-nipce.  upon receipt, task 4050 
attempts the pattern  recnanUion,  comparlnq  the  Imane 
7? 
received by the camera and that, drawn from the data base. 
Task: 4060 updates the svstem status 1oh. Clearly., each 
task must be well synchronized with the others. This 
should be possible throuan the use of semaphores as 
discussed above. 
7.11 Proximity Sensor Job Tasks 
Proximity sensors are a less sophisticated form of 
industrial sensor. The number of CMC tasks desiqned to 
control their function reflects this fact. As in most 
other lobs, the number of proximity sensor 1obs 
correspond directly to the number of sensors Cie each job 
controls one sensor). Task i3?o detects an arrival at a 
oroximity sensor, while task 4330 detects a departure. 
Task 4340 updates the system status. 
7.12 Other Sensor Job Tasks 
Looking at fiqure 6-1 , no t.Tsks are present under 
this job. This far't reflects the expandable nature of 
the system to incorporate user specific sensors or future 
technoloiy. 
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7.13 System Status Job Tasks 
The purpose of the svstpm status job and Its tasks 
is to T.aintain the system status at all times, plus to 
direct trie shutdown of the svstem m the event of a fatal 
error. The job creates 6 tasks: 5010, 5020, 50?0, 5040, 
5050, ancl 5060. A number of them have been referenced 
previously since many othpr i-as^s communicate with thpm. 
Task 5010 naintains the current location of all 
workplaces  within  the  work-cell.   Task 5o?o performs a 
similar function except for all system componpn-ts fie the 
robot's aril, machine tool, convenor, etc"). Poth tasks 
cofnTiunicate extensively with other tasks In the system, 
as described in the nrevlo'is sections; figure 6-1. also 
depicts this interaction. fomnunication between system 
tasks and tasks 5010/5020 will ^e accomplished through 
1R'4XB& objects such as mailboxes and segments, dependina 
on the amount of information to he passed. Task 5030 is 
dedicated to handle system status inqueries from the 
operator (task 1040); its nuroose is to receive system 
status information from the tasks ibove It and send it to 
the operator (task 15?o). Task 5040 reads the result. 
(F,$^r, varninis, and/or fafa] error) of each and PVPTV 
system. call executed throughout the system and reported 
to t^sks 5010/5070. If a fatal error occurs, control 
Tiust  i-nnediately  pass  to  fas1*- 5050 (vh ^p interupt), 
*hlch serves as an exeentloh handler to shutdown the 
moving components of the svstpm. Finally, error messages 
are ro^tujnicated by task ^060 to the ooerator (task 
1520). All tasks within the svsten status 1ob should be 
coded In PL/",96. 
7.14 Data Base Jobs 
The design of the data base for the C'C would be a 
Tiajor undertaking In itself. Hence, this section will 
only briefly touch on the requirements of tasks within 
the data base job. First, task 6010 must control access 
to the data base. A second task (60?o) should maintain 
the data. The third task, 6030, has been mentioned 
previously vhen tasks needed t.o access the data base. 
Its purpose is to receive requests for data from system 
tasks then notify task 6040 Cnro^ably via a semaphore) to 
send the data to the requestln-r task. 
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8. Conclusions 
This tines is has attempted to point out the need for 
and design of a general purpose, microprocessor based 
workcell controller. Relevant features of the iRMX 
operating system have been discussed in order to help the 
reader unlerstand how such a seemingly complicated system 
can be Implemented. Once anain, this thesis has 
concentrated on the applications software portion of the 
prolect. Reference C51 is concerned with the overall 
system structure, desiqn steps, interupt processing and 
hardware configuration. 
After extensive work in this area, T feel the CMC 
design as presented here an<i in my colleague's work is a 
feasible design. Chanaes mav, of course, be necessary 
during the implementation phases. However, I feel the 
Z^Z model will serve as a solid foundation on which to 
oase future work. "opefnlly, this thesis has 
demonstrated that the 1RMXR6 software is capable of 
implementing specific applications and then integrating 
tnesp applications into an overall, integrated system, 
finally, the iR'-'X36 operating system and associated 
application languages are relatively easy to learn then 
integrate into an ex is finer or new deslan. This should 
promote future, continuing work to implement the CVT 
model. 
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9. Areas for Future study 
This thesis should provide a solid foundation for 
developing the applications software of the CMC model. 
Tn essence, it has demonstrated that the concept of a 
hierarchical, microprocessor based controller is 
feasible. Detailed design work on the C^C model should 
be accomplished next. Possible problems in this area 
include defining all cofnunirafion requirements between 
the tasks. Hthough the 1RMYR6 system Is quite powerful 
in implementing such commnnl.cat ion, the complex nature of 
the CM" model will make this a challenging assignment. 
Tn addition, more specifically defining the function of 
each task;, addina/deletinq ta^vs, or modifying existing 
ones will oe necessary. Once the detailed desian is 
complete, or more ideally In parallel with this vork, 
implementation of the CMC svst<°m should begin. This step 
will require a long timeframo, for it involves the actual 
coding and linking of each task- in the model. Tasks 
should De codel and linked into the overall system one at 
a time, utilizing oroaram 'stubs' to simulate the 
existence of other, not.. vet coded tasks. A inalor 
challenge in this area will HP to most efficiently code 
the tasks in order to maxl^lz** l.P*'X3f> ooeraf.im system 
caoaollities tfhile at the sa^e H Tie minimizing the use of 
system  resources  (ie  Te-norv).    A number of ilfferent 
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eroding options should HP developed and tested for each 
task In order to ascertain the most feasible method. 
Simulation of uncoded modules mav prove a difficult task. 
This point leads to the next ohase of the prolect, that, 
is inplenentlng the CMC with a simplified workcell. See 
reference CJ, figure 2, for an example of what one such 
eel] might look like. \ major nortion of time durinq 
this step von Id be devoted to interfacing the CMC to 
actual hardware components (robots, machine tools, 
conveyors, etc.). A simplified workcell would prove an 
excellent tool to debnq the svst«m usfna actual hardware. 
It *ou1 d pave the vay for the final step of integrating 
the demonstrated desion into an actual industrial 
vorkcel1. 
7R 
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ABSTRACT 
The n-emitter of a bipolar npn transistor is typically forme.d 
by a single step, high temperature phosphorus predeposition. 
It has been shown that this process will produce large tensile 
stresses in the Si host lattice, allowing dense arrays of 
misfit dislocations to be generated.  When this happens during 
the predeposition, phosphorus atoms can enter the host lattice 
in excess of solid solubility, and precipitate in the 
dislocations.  When the wafer is subjected to further heat 
treatment, the precipitated phosphorus can move into 
substitutional sites in the lattice.  The diffusion equation' 
now has another variable, which is difficult to quantify 
because the inactive phosphorus is transparent to resistivity 
measurements, and the exact amount of inactive phosphorus 
depends upon the yield strength and process history of the host 
lattice. 
The above predeposition cycle is unnecessary from a theoretical 
standpoint as well.  A typical predeposition step at 1020 C 
will yield a phosphorus surface concentration on the order of 
102l/cm3.  it has been demonstrated theoretically that this 
dopant level is unnecessarily high when the final objective is 
a high common-emitter current gain.  Previous work has shown 
that the current gain actually begins to decrease when the 
- 1- 
emitter doping exceeds a surface concentration of about 
4 x 10 19 /cm3 . 
In this thesis, the phosphorus predeposition step and resultant 
current gain were investigated from two points of view: (1) 
theoretical considerations associated with the current gain and 
the n-type emitter concentration profile; and (2) practical 
considerations, primarily the minimization of inactive 
phosphorus by reduction of the concentration profile to a level 
below that necessary for misfit dislocation formation.  An 
experiment was performed in which the predeposition step was 
changed from a single-step chemical source diffusion at 1020°C 
to a two-step process,  consisting of a 900°C predeposition 
followed by a 1000°C drive-in.  The results that are presented 
indicate an improvement in both common emitter current gain 
predictability and low-current gain rolloff for an npn 
transistor fabricated with the two step process. 
•2- 
I.  INTRODUCTION 
Common emitter current gain is determined by a number of 
factors.  The current and voltage conventions for the npn 
transistor are shown schematically in figure 1a and 
correspond to operation in the forward active mode.  The 
major current components in an active biased npn 
transistor (figure 1b) are as follows: (1) electrons 
injected into the base and flowing through to the 
collector; (2) holes injected into the emitter; (3) 
electrons injected into the base which recombine with 
holes in the base before reaching the collector; and (4) 
electrons injected from the emitter which recombine with 
holes injected from the base in the emitter-base space 
charge region.  The common emitter current- gain, B, is 
defined as the ratio of collector current, Ic, to base 
current, IB . Ic is component #1 from figure 1b, and IB is 
made up of components §2,   3. and 4-  In modern bipolar 
transistors, the base current is dominated by hole 
injection into the emitter (component #2), and it is that 
component which must be minimized in order to obtain a 
higher value of 6 for today's npn transistors. 
The actual (% and NA ) and effective (Np* and N^*) doping 
profiles for a typical npn transistor are shown in figure 
2.  The actual emitter profile shows a kink, which 
corresponds to the anomalous diffusion of phosphorus at 
high concentrations as described by Fair and Tsa: [l]> 
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Figure 2.   PHYSICAL DOPING PROFILE OF THE NPN 
TRANSISTOR ( ), AND EFFECTIVE DOPING 
PROFILE OF THE NPN TRANSISTOR (—) 
The emitter profile also indicates a deviation from the 
actual profile at concentrations above 10  /cm .  This 
phenomenon occurs in nature and has been empirically- 
quantified [1] for chemical source phosphorus diffusions 
below solid solubility.  The effective emitter width, WE, 
is the vertical distance from the Si surface to the 
emitter base space-charge region, xeb.  Similarly, the 
effective base width, WB, extends from the edge of the 
emitter-base space charge region, xbe, to the edge of the 
base-collector space charge region, xbc.  The effective 
doping profiles are taken to be zero within the space 
charge regions. 
As previously stated, the value of 6 for a modern bipolar 
npn transistor is essentially the ratio of electrons 
injected from the emitter into the base region to holes 
injected from the base into the emitter region.  These 
currents, in turn, are related to the integrated dopant 
profiles of the injecting regions, such that 
l£ - DNB  -l (Wdx = DnB QE       } 
XB   DPE -rXbc -D— 
Jx  (NA-ND)dx    FE 
where D B and DpE represent the average minority carrier 
diffusion coefficients in the base and emitter, 
respectively.  Based on the assumption that a minimum base 
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charge (QB) is necessary to maintain a given transistor 
breakdown voltage (BVCEO), it can be seen that an optimums 
would involve maximizing the emitter charge (QE)«  To this 
end, n-type emitters are doped at very high concentra- 
tions.  Among n-type dopants, phosphorus is the element of 
choice over arsenic and antimony due to its relatively 
high diffusivity, and its availability in a pure form. 
Thus, n-type emitters are commonly doped with phosphorus 
in a single step chemical source predeposition with 
resultant surface concentrations on the order of 10  /cm . 
At these high phosphorus concentrations, various second- 
order and non-ideal effects begin to influence the current 
17   3 gain.  At doping levels above 2x10  /cm , the discrete 
impurity energy levels of the phosphorus atoms begin to 
form an energy band, which broadens into the conduction 
band of the host lattice, resulting in the creation of 
band-tail energy states which reduce the effective energy 
gap ('EQ)   in the Si lattice.  The transport equations and 
emitter efficiency are altered [2, 3» 4] and the ideal 6 
actually begins to decrease with increased emitter doping 
19   3 
at concentrations above 4 x 10  /cm  [4]-  Therefore, high 
temperature (>1000 C) doping of the emitter with 
phosphorus at the solid solubility limit does not improve 
the transistor characteristics other than by the 
incidental decrease of the emitter resistance (RE) and by 
a decrease of the emitter area required for maximum value 
of B at a given collector current. 
-7- 
Nonideal effects further diminish the remaining advantages 
of high emitter doping levels.  The lattice mismatch 
between phosphorus and Si induces localized lattice 
strain, and when the phosphorus charge reaches a level of 
about 4 x 10  /cm , the yield strength of the Si host 
lattice is exceeded, resulting in the formation of misfit 
dislocations.  The observed nonideal effects were 
summarized by Pair [5] and include reduced 6 , excess 
junction leakage currents, emitter-collector shorts, 
increased low-frequency noise, and variable temperature 
dependence of 6 . 
Control of the predeposition step involves more than the 
maintenance of a Si wafer whose surface is kept at 
saturation with phosphorus at a given temperature.  If 
phosphorus is present in amounts greater than the solid 
solubility, the Si surface can become supersaturated, even 
at temperatures as low as 970°C [6].  SiP  has also been 
observed at the Si surface following predeposition [7, 8]. 
Phosphorus  appearing in interstitials, in defects, and as 
SiP are electrically inactive, and therefore transparent 
to simple electrical evaluations, such as sheet resistance 
measurements.  Furthermore, each of these phosphorus fprms 
can act as a dopant source during even minor heat 
treatments (e.g. 900°C, 100 min.), leading to an 
unpredictable increase in the emitter-base junction depth. 
This manifests itself in an upward shift of the value of 8. 
-8- 
For the above heat treatment, the value of  8 is typically 
seen to increase unpredictably from a factor of anywhere 
from three to ten in going from the emitter predeposition 
through subsequent contact steps and metallization.  The 
heat treatments are associated with two reoxidations and 
Si-jN^ deposition. 
Knowledge of the above-noted effects were combined with 
sheet resistance sensitivity data [7] to prescribe a two 
step n-emitter process.  The predeposition conditions were 
900°C for 45 min. in 10$ 02,   and 2400 ppm P0C13-  The 
drive-in was 1000 C for 90 minutes in an inert ambient. 
The results were thoroughly compared to those of a single 
step, 1020°C predeposit. 
The following section of this thesis begins by examining 
the theory of current gain and continues with a discussion 
of modifications to the fundamental theory when high 
emitter doping levels are involved.  Then, additional 
effects of high dopant concentrations are discussed. 
Section III describes the experiments performed to 
optimize both 8 and its predictability during the 
remainder of the process, followed by Section IV which 
describes the results obtained. 
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II.  EFFECTS OF HIGH PHOSPHORUS CONCENTRATIONS ON NPN DEVICES 
CURRENT GAIN (HFE) THEORY 
The common emitter current gain of a bipolar 
transistor is a function of the emitter efficiency, Y , 
and the base transport factor, aT, such that [9] 
6 - ^£ - ya  T (2) 
I.B   l-YaT  • 
where y  is the ratio of the electron current injected 
into the base to the total emitter current, and 
'B  2 
aT= 1_^(i  )    , which accounts for carrier L
nB 
recombination in the electrical base width, VL . The 
I B 
recombination process is described by the mean 
minority carrier diffusion length I>nB=  DnBTn» where m 
is the electron lifetime and DnB is the electron 
diffusion coefficient.  For modern integrated npn 
transistors, Wfi << LnB, and   aj * 1, and therefore we 
can use the following approximation for the common- 
emitter current gain: 
B (3) 
1- Y 
The total emitter current is the result of three 
components: (1) electron injection into the base, IdB 
(2) hole injection into the emitter, IdE; and (3) 
hole-electron recombination in the E-B space-charge 
-10- 
region.  This thesis will concentrate on optimizing 6 
for intermediate values of Ic., so that the space 
charge region recombination current component can be 
neglected, as can high-level injection and the Kirk 
effect [9].  From [9], "* can be written as 
"• 
2
  v„_ ie    BE , 
e
 vT *E 
Y = 
^B  _  ^nB NABWB   'T 
dB  dE   7-— ni2     v„_        nie    V„_      / „ \ 
1DnB M—u— e  JE A +or" N—W~ e —A     K 4 ' NABWB    VT ^ qDPE DEWE  VT \ 
where n   is the effective intrinsic carrier concen- 
ie 
tration jn the emitter region and is described on the 
following page.  Assuming  VBE and emitter junction 
area (A£) constant for a given current level, the 
equation reduces to: 
ni2 (5) 
nB  AB B y   = _ __2_ 
— . 
ni2 + D~ "le 
nB NABWB   PE NDEWE 
Combining equations (3) and (5), the common emitter 
current gain is found to be 
B
 ~  ^^     N  W Dp£ 
The relationship between ni and E  is [10]: 
2
  N N     r % (7) n. = c v exp[-^]. 
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The effective energy gap, EG, can be expressed as 
the difference between the intrinsic-case energy gap, 
EG0, and an energy gap change due to band tail 
states,  EG. Equation (7) can then be expressed as: 
o n rAEci ]i n±e2 = n.2 exp^] . (g) 
The band tail states are formed at high doping levels 
where the discrete impurity levels broaden into 
impurity bands due to quantum-mechanical wave function 
overlap.  The high dopant density also disrupts the 
periodicity of the lattice, resulting in the formation 
of the band tail states [11].  The relationship 
between electrically active impurity density, N, and 
bandgap narrowing, AEG, has been the subject of 
extensive theoretical and experimental work [2, 3, 11 » 
12, 13].  In 1982, Dhariwal and Ojha [13] published a 
theoretical derivation in good agreement with experi- 
ment.  They concluded that: 
AE„ » 4kTln-N (9) 
'G   7*iiUN o  » 
■12- 
where 
3   A 
4 eKTf   T    [-4(EC-ED)] • 
No - <"e>  ^> NC  exp     5kT (10) 
Substitution of known values into equation (10) yields 
a value for NQ of 2.275 x 10l7/cm3 at room tempera- 
ture.  Combining (8) and (9), 
nie
2
 = n^ exp[}lnfo]> ^^ _ (11 ) 
Since NDE, NAB, and nie are not constant, but spa- 
tial functions, equation (6) must be put into inte- 
gral form, and is given-by [4] 
- £    Jo   [ND(x)-NA(x)](^|T7))dx 
1: VE      rxbc (12) xbe[NA(x)-ND(x)]dx 
All 'dopant densities pertaining to the above 
equation are those of electrically active atoms only. 
This becomes important when the emitter profile is 
evaluated.  In general, 
N(x) = N (x) - N        (x) , 1       inactive 
(13) 
■13- 
where N (x) is governed by Fair and Tsai's empirical 
equation [ 1 ]: 
NT = N + KN
3
, (14) 
where N and N are in units of cm  . 
The theoretical results indicate a reduction in the 
ideal common emitter current gain at the high 
emitter dopant levels commonly found in practice. 
"High emitter doping causes a reduced bandgap which 
increases the hole injection current into the emitter 
region, and can be thought of in terms of an increased 
"ideal" base current.  The next section will describe 
the causes of gain degradation due to nonideal base 
currents, which are also caused by the high levels of 
phosphorus doping in the emitter region. 
B.  ADDITIONAL EFFECTS 
The typical n-emitter diffusion is a single step, high 
temperature phosphorus predeposition at solid solu- 
bility, which results in surface concentrations on the 
order of 102Vcm3 for typical process temperatures. 
At these concentrations, all of the chemical 
phosphorus is not electrically active, and the 
incorporation of interstitial and precipitated 
phosphorus in the emitter regions has been correlated 
-14- 
to various undesirable transistor characteristics* 
including high values low frequency (j)   noise, 
degradation of common emitter current gain (e)> 
excessive low current 6 rolloff, high junction leakage 
currents (IEBO, ICBO), low junction breakdown voltages 
(BVCEO, BVEBO) and unpredictable temperature 
dependence of 6 [6, 14, 15]. 
There are two sources of inactive phosphorus in the Si 
lattice.  Experiments with phosphorus predeposits at 
different temperatures for surface concentrations 
below solid solubility indicate a consistent 
relationship between total chemical concentration, NT 
(cm  ) and electrically active concentration, n(cm ) 
[1]: 
NT = n'+ 2.04 x 10"4ln3 . (15) 
Irvin's resistity (p) vs. concentration (N ) curve 
[16] was based on radiotracer phosphorus data for 
concentrations above 10  /cm  and assumed 100^ donor 
ionization.  Equation (15) was combined with the 
existing data for mobility and electron concentration, 
resulting in good agreement with Irvin's curve [l]. 
Although Pair and Tsai did not state so explicitly, it 
can be concluded from the tight data distribution 
that, for a periodic Si lattice, the relationship 
between N  and n occurs in nature, independent of 
-15- 
process parameters.  This becomes more important when 
defects and dislocations are considered. 
The experiments performed to obtain equation (15) were 
performed with the phosphorus surface concentration 
below solid solubility at the different predeposition 
temperatures [17]- In order to control the 
predeposition, it is desirable to have excess dopant 
available to maintain solid solubility.  However, at 
these phosphorus concentrations, the phosphorus 
induces localized lattice strain which is relieved 
through the formation of hexagonal edge dislocation 
networks or arrays of concentric loops [5, 15]-  When 
defects such as these occur, the Si surface can become 
supersaturated, and SiP  has even been detected in 
some instances [8, 17]. The general criteria for 
misfit generation were quantified by Fair [15]» who 
approximated the surface region of the anomalous 
phosphorus profile [1] by a constant concentration, Ns 
until a depth x0, at which ND(x) falls to 10  /cm 
(Pig. 3).  The critical charge required for misfit 
rreration 
igure 4) 
B 16.2 
gratio , Nsx0, is approximately 4 x 10  /cm 
The actual diffusion of phosphorus follows the 
continuity equation 
kT 3x  n3x 8 t   S x (16) 
-16- 
TYPICAL HIGH CONCENTRATION PHOSPHORUS 
DIFFUSED PROFILE IN SILICON 
(AFTER FAIR) 
FLAT REGION 
AREA   Ns-X0 
DEPTH 
FIGURE 3 
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which is dependent upon the gradient of the total 
concentration and the electric field associated with 
the electrically active concentration.  For a Si lat- 
tice with high amounts of P, the rate at which the 
dopant becomes electrically active will determine the 
magnitude of the field-dependent iterm of the contin- 
uity equation. That rate will be determined by a num- 
ber of factors, including the yield strength of the 
host substrate and the amount and position of excess 
phosphorus in the self-induced crystal defects. 
The resultant crystal disorder would reduce the 
minority carrier lifetime in the emitter region, 
depending upon the degree of disorder; the uncer- 
tainty in degree would lead to unpredictable 6 and 
variable temperature•dependence of 6 . The variable 
degree of disorder thus leads to an uncertainty in 
the phosphorus emitter diffusion and final junction 
depth.  An illustration of this uncertainty is the 
shift in the value of 8 during the contact window, 
nitride, and metallization processes following the n-■ 
emitter predeposit.  In manufacture, the upward gain 
shift of a 1020 C'pre-deposited emitter typically 
varies anywhere from a factor of three to a factor of 
ten.  In addition to 8 unpredictability, the high con- 
centration phosphorus regions create problems when the 
-19- 
contact windows are opened in the following 
photoresist process.  These regions are unetchable at 
times, and the film in the windows is brown in color. 
Schimmel and Elkind [18] have shown this to be a 
suboxide of silicon (SiO ,x<2), resulting from the 
incomplete oxidation of Si.  Here, the high- 
concentration phosphorus serves to bjnd the oxygen, 
such that insufficient amounts of CL remain to form 
> 2 
Si02 . 
-20- 
III. EXPERIMENTS 
Experiments were performed on 100mm diameter (100)- 
oriented 8-20 fl-cm p-type Czochralski grown wafers with 
12—1 5v"m of 2-4 ft-cm n-type epitaxy.  The salient process 
steps beginning at the p-type base ion implantation are 
shown in figure 5-  The p-type base was ion implanted at 
50KeV with a dose of 5.7 x 10*Vcm2.  Drive-in consisted 
of 40 min. at 1150°C in an inert ambient, 105 min. at 1050°C 
in steam, 55 min. at 1100°C in an inert ambient, then 220 
min. at 9.00 C in steam.  The n-emitter predeposi tions, as 
typically performed throughout the industry, were done in 
a 135mm diameter quartz tube using liquid POCI3 kept at 20°C 
The ambient' was 0~/N_ as shown in Table I, and the bubbler 
gas was N2 at 150 cm /min. The configuration is shown 
schematically in figure 6. 
The emitter predeposition step consisted of a temperature 
stabilization at 850°C, a ramp to the predeposit 
temperature, a thermal stabilization at the predeposit 
temperature, the predeposit, then a ramp down to 850°C 
The temperatures and gas flows are shown in Table I: 
TABLE I 
PHOSPHORUS EMITTER PREDEPOSIT CONDITIONS 
RAMP DOWN RAMP UP TIME STABILIZE TIME  PREDEP TIME TIME 
CONTROL      20 min. 20 min.       19 min. 45 min. 
EXPERIMENT   15 min. 20 min.       45 min. 45 min. 
-21- 
TABLE  I   (Cont.) > 
CONTROL         RAMP  UP  FLOW STABILIZE FLOW PREDEP  FLOW RAMP DOWN  FLOW 
N2                    4.5   1/min. 4.5  1/min. 4.5  1/min. 4.5  1/min. 
02                    0.3   1/min. 0.3  1/min. 0.3  1/min. 0.3  1/min. 
ppm POCI3        ■    0 0 3500 0 
%0Z                          7 7 7 7 
EXPERIMENT 
N2                    6.5  1/min. 6.5   1/min. 6.5  1/min. 6.5  1/min. 
O2                    0.036  1/min. 0.036  1/min. 0.65  1/min. 0.036  1/min. 
ppm POCI3             0 0 2400 0 
%02                  I      0.6 0.6 10 0.6 
After   predeposition  and   glass   removal   in   a  15:1   H20:HP 
solution,   the   experimental   wafers  were  driven   in   at   1000°C 
for   90  min.   in  an   inert   ambient,   then   rejoined   with  the 
control   portion  for   further   processing.     Remaining  heat 
treatments   consisted   of  50  min.   at   900°C   in   steam,   contact 
window  reoxidation,   and  a  Si3N4   low  pressure  chemical 
vapor   deposition   (LPCVD)   for   final   Si   surface   passivation. 
0 o 1400A  of  Si3NA   are   typically  grown   at  800   C     The   total 
time   involved   for   furnace   stabilization  and  LPCVD   is   140 
minutes   for   the   Si3N,   deposition  step. 
The   evaluation  runs   also   contained   100mm  diameter   (100)- 
oriented  8-20 fi-cm  p-type   control  wafers,   which  were   also 
-22- 
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Figure 5.   FLOWCHART OF SALIENT HEAT TREATMENTS 
DURING   NPN FORMATION AND CONTACT 
WINDOW DEFINITION. 
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processed through the emitter predeposition and subsequent 
heat treatments.  These wafers were used for Secondary-Ion 
Mass Spectroscopy (SIMS) determination of the total 
phosphorus concentration profile. 
•25- 
IV. RESULTS 
Phosphorus concentration profiles were determined 
immediately following the emitter step for both the 
single-step (control) and two-step n-emitter portions of 
the experiment.  The total chemical phosphorus 
concentrations (N ) were determined by Secondary „Ion Mass 
Spectroscopy (SIMS), and are shown in figures 7 and 8. 
When Fair's critical charge for misfit generation is 
compared to the SIMS data, the single-step process yielded 
17/  2 
a value of NsxQ = 8 x 10  /cm , which is twice the 
critical charge of 4 x 1020/cm2.  The two-step process 
resulted in a value, of 1.4 x 10  /cm  - a factor of three 
below the critical charge. The two points are plotted with 
Fair's data in figure 4. 
The electrically active phosphorus concentration was 
predicted via Fair and Tsai's empirical equation (15) and 
an attempt was made to verify this by a technique called 
spreading resistance profiling.  The method requires a 
sample to be ground on an angle,'then polished.  A two- 
point resistance measurement is then made, stepping away 
from the sample surface toward the substrate. . The 
resistance is calibrated to a standard of known 
resistivity.  This, in turn, is converted into dopant 
concentration via National Bureau of Standards curves.  An 
17     ^ 
accuracy problem exists in that values for n above 10  /cm, 
obtained from the spreading resistance measurement  must 
-26- 
LEGEND 
SIMS  DATA 
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X(H"i) 
Figure 7.   GRAPH OF PHOSPHORUS CONCENTRATION VS. 
DEPTH FOR SINGLE-STEP EMITTER PROCESS. 
■27- 
N,n(cm-3) 
LEGEND 
•  = SIMS DATA 
D = PREDICTED n FROM 
FAIR AND TSAI 
A = MEASURED AND 
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Figure 8.   GRAPH OF PHOSPHORUS CONCENTRATION VS. 
DEPTH FOR TWO-STEP EMITTER PROCESS. 
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2 0 be extrapolated, and for concentrations on the order of 10 /cm3 
contact resistance becomes a factor.  Therefore, the 
computed values for n can only be used for comparison to 
other values of n using the same equipment, for the 
purpose of qualitative studies.  The results are plotted 
with the NT data in figures 7 and 8.  The samples were 
also lapped at a 2  angle to the surface, and chemically 
stained to verify the junction depths.  It can be seen 
that excellent correlation exists between SIMS and 
spreading resistance (SPRES) data for values below 3x10  /cm . 
Sheet resistance was measured using four-point probe, then 
compared to values computed for both techniques using the 
conductivity equation,  a = qny   , and integrating over 
the emitter region.  The results are shown below in Table 
II: 
TABLE II 
EMITTER SHEET RESISTANCE VALUES (in 0/ ) 
FOUR POINT PROBE     SIMS       SPRES 
CONTROL 5.71 2.78       9.05 
EXPERIMENT 7.79 h. 48      13.9 
-29- 
The above data indicate that the actual active phosphorus 
concentration profile falls somewhere between the SIMS 
prediction and the SPRES extrapolation.  The results of 
the SPRES are plotted in figure 9/ where they are compared 
with Fair & Tsai's n vs. NT data on non-saturation 
predeposition. 
The spreading resistance technique was also used to 
determine the active dopant profile of an npn transistor 
. ,     ,J -«-c._,.1.<..,< ...... 
on test patterns of actual integrated circuit wafers at 
the point in the process when the contact windows were 
opened (figures 10 and 11).  These samples were lapped and 
stained for junction depth verification, and the results 
show a deeper emitter-base junction following the nitride 
step for the 1020 C single-step diffusion, although the 
two-step process had exhibited the greater junction depth 
immediately following the emitter step.  Therefore, the 
emitter-base junction depth movement was reduced for the 
case of the two-step emitter process. 
Process predictability can be qualified by observing the 
change in npn gain from emitter predeposit through 
metallization.  The change can be quantified by defining a 
gain-shift factor as: 
6 after metalHzaUon . 
F = 8 after emitter diffusion 
-30- 
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Figure 11.   POST CONTACT WINDOW NPN PROFILE 
TWO-STEP PROCESS 
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- \ 
A comparison of the probability plots in figure 12 show a 
lower gain shift factor and better gain shift control with 
the two-step emitter process. 
The base charge, Q_ , is the integrated dopant profile, in 
the electrical base region, and corresponds to a sheet 
resistance which can be measured electrically on a test 
pattern.  If a constant QE is assumed, the common-emitter 
current gain should increase with increasing sheet 
resistance of this "base-under-emitter" region.  The npn 6 
is plotted against this, resistance in figure 13 for both 
single- and two-step portions of the experiment.  As 
predicted in Section II of this thesis, a lower 
\ 
concentration emitter has lead to a higher current gain 
for equal values of QB.  The. results also show a direct 
proportion between 8 and base-under-emitter Rs for the 
region of interest. 
Low current gain rolloff was evaluated by dividing the 
gain at Ic = 1OuA by the gain at Ic = 1mA.  The results, 
shown in figure 14, show a slight improvement with the 
two-step process. BVEBO (figure 15) increased slightly as 
compared to the standard emitter.  This is expected 
because of the lower emitter concentration in the two-step 
process.  The difference in Q£ can be seen by the emitter 
sheet resistance data of figure 16.  For uniformity 
evaluation, emitter sheet resistance and npn gain were 
plotted against furnace position (figures 17 & 18, 
-34- 
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respectively).  It can be .seen that room for improvement 
exists in this area. 
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SUMMARY 
The n-type emitter process was examined both theoretically 
and practically.  From a theoretical point of view, 
surface concentrations above 4 x 10l9/cm3 will actually 
result in a.decrease in the value of B for a given QB.  At 
the higher concentrations obtained with the single-step 
phosphorus predeposition process ( = 102l/cnr), the bandgap 
is reduced due to the formation of band-tail states.  The 
transport equations are then altered as a result of the 
associated increase in the intrinsic carrier 
concentration.  Although the npn S jS reduced at high 
phosphorus concentrations, the values obtained on present- 
day devices are perfectly acceptable, but when the 
practical effects of high doping are considered, the other 
   ^ 
potential advantages of a lower concentration emitter 
become clear.  The greatest benefit is a more controllable 
process. »When the dopant profile is below the level at 
which misfit dislocations occur, the amount of 
interstitial and precipitated phosphorus is greatly 
reduced, and subsequent diffusion is not only reduced, but 
is more predictable due to less dopant coming out of 
interstitial sites and going into substitutional sites. 
The reduction in concentration alone serves to reduce the 
rate of junction depth movement at a given temperature. 
Other nonideal effects associated with higher- 
concentration emitters were mentioned.  They include 
-43-. 
problems at subsequent photoresist steps, and degradation 
of various npn transistor parameters. 
i'  ; 
An experiment was run to explore the advantages of a lower 
concentration phosphorus emitter.  Wafers with identical 
p-type base diffusions were split between two n-type 
emitter processes:  (1) a single-step, 1020°C phosphorus 
predeposition, and (2) a two-step diffusion consisting of 
o „ 
a 900 C predeposition followed by a 1000 C drive-in. 
Secondary Ion Mass Spectroscopy was used to determine the 
actual phosphorus concentration profiles after the emitter 
diffusion.  The work of Fair and Tsai [l] was used to 
predict the electrically active concentration from the 
SIMS data.  A spreading resistance profile was also used 
to determine the electrically active phosphorus 
concentration.  The sheet resistance of the n-type emitter 
region was calculated based on these data, and compared to 
a four-point probe measurement of the actual Rg .  The 
adjusted SIMS data predicted a value of R which was 51.$ 
low for the single-step emitter and 42$ low for the two- 
step process.  The SPRES data yielded values that were 59$ 
high and 78$ high for the same respective processes.  The 
SPRES data was predicted"to be inaccurate, and this was 
i the case, but the SIMS analysis should have made a more 
accurate Rs prediction.  Since the Nx vs. n data of Fair 
and Tsai was taken for predepositions below solid 
solubility, and the experiments of this work were run at 
solid solubility, a possible explanation would be excess 
-44- 
phosphorus entry into the lattice by a defect mechanism. 
This assumption would explain the better measurement 
accuracy in the case of the two-step diffusion, since less 
defects would be expected at lower concentrations.   It 
would also mean that the two-step diffusion leaves room 
for improvement from a defect standpoint.  Nevertheless, 
definite improvements in transistor parameters were 
obtained with the two-step process. 
The results clearly show a decrease in the movement of the 
emitter junction depth during subsequent heat treatments 
in the case of the two-step process.  This manifested 
itself in a much lower gain shift factor, thereby leading 
to a better ability to predict the final gain of the 
device.  Other advantages were shown to include a higher 
common-emitter current gain per given value of base 
charge, and a flatter B VS. I   profile at low values of 1^ 
When the probability plots of BVEBO are compared, a 
greater standard deviation and a larger slope at low 
values can be seen in the case of the single step 
diffusion.  The various workers who have correlated this 
effect to defect formation in Si were cited by Fair [5] in 
1977-  The single-step process has also been shown to 
exceed Fair's critical-charge criterion [5] for misfit 
i 
formation after a phosphorus diffusion, while the two-step 
process has been shown to be below the criterion.  The 
above results clearly indicate that a better alternative 
to the single-step n-emitter process has been developed. 
-45- 
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